# ELECTRO-THERMAL AND RADIATION RELIABILITY OF POWER TRANSISTORS: SILICON TO WIDE BANDGAP SEMICONDUCTORS


by

Bikram Kishore Mahajan

A Dissertation

Submitted to the Faculty of Purdue University In Partial Fulfillment of the Requirements for the degree of

Doctor of Philosophy



School of Electrical and Computer Engineering West Lafayette, Indiana December 2021

# THE PURDUE UNIVERSITY GRADUATE SCHOOL STATEMENT OF COMMITTEE APPROVAL

#### Dr. Muhammad Ashraful Alam, Chair

School of Electrical and Computer Engineering

### Dr. Mark S. Lundstrom

School of Electrical and Computer Engineering

## Dr. Peide Ye

School of Electrical and Computer Engineering

### Dr. Ali Shakouri

School of Electrical and Computer Engineering

## Approved by:

Dr. Dimitrios Peroulis

This thesis is dedicated to the loving memory of my father, Nirmal Mahajan

## ACKNOWLEDGMENTS

First of all, I would like to express my deepest gratitude to my adviser, Prof. Muhammad Ashraful Alam, for giving me an opportunity to join his group and fund me, despite having little experience in the reliability of transistors. This thesis would not have seen the light of the day without his constant inspiration, diligent mentoring and father-like care. I consider myself incredibly fortunate to have him as my adviser, and he has been a significant influence on me, both professionally and personally. He taught me how to admire a research work but think critically about it at the same time. His philosophy on "a problem should be timely, but the solution should be timeless" is the ideology I would try to follow throughout my career. I have interacted with him countless times in these years, but I am still amazed at how he takes a complicated problem and solves it in an effortless but elegant fashion. His anecdotes about his life, will always inspire me to a better researcher, and a better human being. Towards the end of this incredible journey, I have realized that he not only taught me the basics of a transistor but also several valuable life lessons, which have had a profound effect and will continue to have, throughout my lifetime.

I wish to thank Prof. Peide Ye, for discussions about research directions and providing his valuable inputs which helped me greatly. He generously provided us with the best samples from his lab, for our reliability studies and modeling. His group has always been supportive of my research and helped me, whenever I needed them. I also want to thank Prof. Mark S. Lundstrom for agreeing to serve on my doctoral committee and provide constructive comments to improve my research. Many people will agree with me that he is one of the best persons in the world to learn semiconductor physics from, and I consider myself very privileged to get the opportunity to work as a teaching assistant for a couple of courses, with him. Also, I have always admired his grand vision about the future of electronics. I wish to thank Prof. Ali Shakouri for agreeing to serve on my committee and providing invaluable insights about my research. His comments and suggestions helped me to improve my models, and decide a research direction which would manifest a great impact on the scientific community.

I want to extend my heartfelt appreciation to my collaborators at Texas Instruments, Dr. Dhanoop Varghese, Dr. Srikanth Krishnan, and Dr. Vijay Reddy, without whom this thesis would not have been completed. They provided us with the amazing LDMOS devices for reliability experiments and modeling. They also provided funding for the research, besides providing us feedback and research directions, on a monthly basis. Dr. Dhanoop Varghese, clarified my doubts even between these monthly meetings and always helped with advice and suggestions whenever I needed them. I also wish to acknowledge Semiconductor Research Corporation (SRC) for research funding.

I thank Prof. Souvik Mahapatra, and his group at IIT Bombay, India, for providing me with helpful suggestions and research directions. I am grateful to Prof. Biswajit Ray, from the University of Alabama at Huntsville, for his invaluable suggestions and assistance with the radiation experiments. He never hesitated to extend any help, beyond research, whenever I approached him. I also thank my friends and collaborators at Purdue from different research groups, Dr. Jinhyun Noh, Ulisses Alberto Heredia Rivera, Dr. Xufeng Wang, Dr. Yubo Sun, and Dr. Madan Kumar Sampath, for the stimulating research discussions and help, whenever I needed them.

I thank Matt Golden, Elisheba Van Winkle, Vicki Johnson and Lori Carte, for helping me with all the paper works, and other administrative aspects related to my Ph.D.

I am indebted to the past and current members of ALAM CEED Group, without whom this thesis would not have been completed. I thank my colleague and friend, Yen-Pu Chen, without whom most of the characterization done in this thesis would have been impossible. Dr. Nicolò Zagni and Dr. Ramachandran A. Vijayan, helped me with TCAD in my initial days in this group. Dr. Woojin Ahn, Dr. Xin Jin and Dr. Xingshu Sun, mentored me when I first joined the group and have always been helpful to me, whenever I approached them. Yen-Pu Chen, Muhammad Tahir Patel, Dr. Reza Asadpour, Marco Fratus, Md. Asaduz Zaman Mamun, Ajanta Saha, and other members of ALAM CEED group have made my tenure as a graduate student at Purdue, a truly gratifying experience. I will always relish the memories of our multitudinous banters over lunches, dinners, and our in-office cricket matches and pranks. I have enjoyed our discussions on everything under the sun, with my colleagues from other groups, Dr. Orchi Hassan, Shuvro Chowdhury, Mushfiqur Rahman, Jan Kaiser, Sarah Nahar Chowdhury, Abhishek Shankar, Sree Hari Sureshbabu, Dr. Evan Witkoske, which helped me navigate the difficult times of graduate school.

This thesis would not have been completed without the support of many people, who kept me motivated, despite the rigors of graduate school. Susmita Sarkar has been a wonderful support system for me all these years. I know that I could not have completed this journey without her help. I know that I can call up Dr. Mukul Parmananda and Dr. Hemanshul Garg anytime I need any help or motivation. I have always enjoyed the quirky sense of humor of my friends, Navneet Goswami and Soumyadeep Chandra. I will always cherish the Friday night board games, food, movies, and numerous road trips and hikes, with these people. Dr. Ratul Kumar Baruah, Dr. Muralikannan Maruthamuthu, Dr. Vidhya Selvamani, Dr. Srinivasan Swaminathan, and Dr. Minisha Mehta, invited me to their home numerous times, and I will treasure those wonderful memories of card games, food, and banter, my whole life. Vinay Kenny, Bhargav Ganguly, Pallabi Das and Dr. Avijit Karmakar have always been kind to me, and I have spent several memorable weekends with them. I have enjoyed numerous philosophical conversations, and food, with Dr. Debkalpa Goswami, Dr. Aniket Pal and Dr. Behnam Sadri. Saurabh Mishra, Dr. Aakrati Jain, Dr. Apoorv Maheshwari, Ruchita Mandhre and Dr. Gaurav Patankar, has been a great help during my initial days at Purdue. My high-school friends from India, called me up from time to time to check on me, and I am indebted to them for this. There are many other people I met at Purdue, and my alma maters (Missouri University of Science and Technology, Rolla, USA, National Institute of Technology, Agartala, India and Ramakrishna Mission Vidyalaya, Agartala, India) whom I couldn't name here, but I will be forever grateful for their help and support.

Finally, this thesis would not have been completed without the help and support of my family, and relatives. I am indebted to my father, Nirmal Mahajan, who couldn't see me start graduate school, but have always encouraged me to get a Ph.D. I am indebted to my mother, Aparna Mahajan, for supporting me in every career decision I took, among numerous other things. I am indebted to my sister, Sagarika Mahajan, for taking care of all needs, back at home, in my absense. I am indebted to my brother, Amartya Mahajan, for supporting and loving me unconditionally. My cousin, Dr. Prasenjit Shil, always supported me from my day 1 in the USA. He has been a big brother and a friend whom I can always turn to for inspiration. I also thank Suman Shil, Litoge Shil and Swarnali Ghosh-Dastider for their help, motivation, and support throughout these years.

# TABLE OF CONTENTS

LI	ST O	F TAB	LES	13
LI	ST O	F FIGU	JRES	14
A	BSTR	ACT		21
1	INT	RODU	CTION	23
	1.1	Backg	round	23
	1.2	Logic	Transistor Scaling	24
		1.2.1	Self-Heating in Logic Transistors	25
		1.2.2	Hot Carrier Degradation in Logic Transistors: Correlation with Self-	
			Heating	27
	1.3	Power	Transistors	30
		1.3.1	Brief History of Power Transistors	31
		1.3.2	Basic Principle of an LDMOS Transistor	33
		1.3.3	Hot Carrier Degradation in LDMOS: Correlation with Self-Heating $% \mathcal{A}$ .	35
		1.3.4	Wide Bandgap Semiconductor Based Power Transistors	36
	1.4	Safe C	Operating Area	39
	1.5	Radia	tion $\ldots$	41
		1.5.1	Ionizing and Non-ionizing Radiation	41
		1.5.2	Ionizing Radiation Sources	42
		1.5.3	Impact of Radiation on Transistors	44

	1.6	Reliab	ility Concerns of a Power Electronic System	46
	1.7	Thesis	Organization	47
2	SAF	E OPE	RATING AREA OF WIDE BANDGAP SEMICONDUCTORS	49
	2.1	Introd	uction	49
	2.2	Limits	s of 'Intrinsic' Safe Operating Area	53
		2.2.1	Generalized On-Resistance	53
			Counter-balancing the roles of self-heating in $R_{on,sp}$ and $V_{bd}$	55
			Substrate-Aware $R_{on,sp}$	58
		2.2.2	Generalized $I_{max}$	59
		2.2.3	Generalized $P_{max}$	59
	2.3	Calcul	lating the <i>i</i> -SOA	62
	2.4	Reliab	pility-Aware <i>i</i> -SOA	64
	2.5	Summ	ary	68
3	ELE	CTRO-	THERMAL PERFORMANCE LIMIT OF $\beta$ -Ga <sub>2</sub> O <sub>3</sub> FIELD EFFECT	
	TRA	NSIST	ORS	71
	3.1	Introd	uction	71
	3.2	Electr	othermal Modeling	72
		3.2.1	Device Modeling (TCAD)	73
		3.2.2	Circuit Simulations (HSPICE)	78
		3.2.3	Package Simulations (COMSOL)	83

	3.3	Appro	eaches to Improve the Performance	84
		3.3.1	Device Modeling (TCAD)	85
		3.3.2	Circuit Simulations (HSPICE)	87
		3.3.3	Package Performance (COMSOL)	87
	3.4	Summ	ary	87
4	RED	DISCOV	VERY OF THE UNIVERSAL SCALING OF HOT CARRIER DEGRA-	
	DAT	TION IN	N LDMOS TRANSISTORS	90
	4.1	Introd	luction	90
	4.2	Existin	ng Models of HCD for Power Transistors	93
	4.3	Exper	imental Details	95
		4.3.1	Device Structure and Dimensions	95
		4.3.2	HCD Experiments	95
		4.3.3	TCAD Simulations	95
	4.4	'2 MO	S Model' of an LDMOS	96
		4.4.1	Calibration with Experiments and TCAD	97
		4.4.2	Analytical Model of Two-region Degradation	97
	4.5	Separa	ating Region-Specific Degradation	100
		4.5.1	Voltage-Dependent Degradation	100
		4.5.2	Saturation of the Channel and the Drift Region	101
		4.5.3	Universal Scaling of Degradation	103

	4.6	Summ	ary	105
5	TCA	D SIM	ULATIONS OF HOT CARRIER DEGRADATION IN LDMOS	108
	5.1	Introd	uction $\ldots$	108
	5.2	Hot Ca	arrier Degradation in High Voltage Transistors	109
		5.2.1	Obtaining the Electron Distribution by Solving BTE numerically $\ . \ .$	111
		5.2.2	Analytical Approaches to Obtain the Electron Distribution	113
	5.3	Calibra	ation of the Simulation Deck	115
		5.3.1	Calibration of the Transfer and Output Characteristics $\hdots$	115
		5.3.2	Device Characteristics from TCAD	116
	5.4	TCAD	Modeling of Hot Carrier Degradation	120
		5.4.1	Hot Carrier Degradation Experiments	121
		5.4.2	Hot Carrier - Safe Operating Area	121
		5.4.3	TCAD Modeling	122
		5.4.4	TCAD Calibration	125
		5.4.5	Challenges Associated with TCAD Modeling of Hot Carrier Degradation	n126
	5.5	Summ	ary	132
6	COR	RELAT	TED EFFECTS OF RADIATION AND HOT CARRIER DEGRADA-	
	TIO	N ON L	DMOS	133
	6.1	Introd	uction $\ldots$	133
	6.2	Experi	mental Setup	135

	6.3	Impact	t of Radiation in LDMOS Device Geometry	135
		6.3.1	Impact of Radiation on Drain Current	136
		6.3.2	Device Width Dependence	139
		6.3.3	Location Dependence of Radiation-Induced Defects	141
	6.4	Correla	ated Hot Carrier Degradation and TID	143
		6.4.1	TID followed by HCD: Threshold Voltage Shift	143
		6.4.2	HCD Followed by TID	145
	6.5	Univer	sal Scaling of HCD	147
	6.6	Summa	ary	148
7	SUM	IMARY	AND FUTURE WORK	150
	7.1	Thesis	Summary	150
	7.2	Future	Work	154
RI	EFER	ENCES	5	157
А	PAR	AMET	ERS USED IN CALCULATIONS	184
В	DET	ERMIN	NING THERMAL RESISTANCE OF A BILAYER STRUCTURE	185
С	SEN	TAURU	US TCAD CODE FOR A LDMOS	187
VI	TA			195

# LIST OF TABLES

1.1	Average Radiation Dose by Lunar Landing Missions. This data is replotted from	
	[76]	41
2.1	Average cost of wafers. This data is replotted from $[145]$ and $[146]$	69
A.1	Device Parameters used in calculations	184
A.2	Device Dimensions used in calculations.	184

# LIST OF FIGURES

1.1	Number of transistors in Apple processors: A series (A8 to A15 Bionic) and M series (M1, M1 Pro and M1 Max). This plot has been constructed from the data available in [4]	25
1.2	(a) Thermal resistance of bulk, SOI planar and FinFETs with various configu- rations and GAA nanowire FETs [Replotted from [2]]. (b) Thermal resistance of a 14nm, 10 nm and 7nm bulk Si FinFET [Replotted from [8]]	26
1.3	(a) A schematic representing HCD in MOSFET. (b) A schematic of the evo- lution of carrier distribution, from Boltzmann to heated Boltzmann distribu- tion, as the electrons travel from the source to the drain. (c) A schematic showing negative temperature coefficient of HCD, due to reduction in impact ionization. (d) A schematic showing multiple-particle process due to increased interfacial bond vibration, leading to positive temperature coefficient	28
1.4	Hot Carrier Degradation trends in Intel microprocessors [20]	29
1.5	(a) Threshold voltage degradation due to fin number variation is reported in [24], and replotted here. (b) On-current degradation due to fin number variation is reported in [25], and replotted here	30
1.6	A few of the many power electronics applications	31
1.7	Different power devices and their power and frequency ratings. Adapted from [27]	32
1.8	Different power devices and their power and frequency ratings [Image Source: Google Images]	33
1.9	A schematic representation of design schema from low to high voltage tran- sistors, following the Poisson's equation, Eq.1.3. This figure is redrawn from Ref. [32]	34
1.10	(a) Temperature rise in a 2-finger vs. 4-finger LDMOS. b) Linear drain current degradation in a 2-finger vs. 4-finger, as reported in [36]	35
1.11	The predictions by the Baliga Figure of Merit (BFOM) [41], for wide bandgap semiconductors.	36
1.12	A typical Safe Operating Area (SOA) plot for a power transistor	40
1.13	A schematic of the regions of the electromagnetic spectrum, categorized as ionizing and non-ionizing radiation.	42
1.14	An Artist's rendition of Earth's magnetosphere. Image Source: $[79]$	43
1.15	Mechanism of Total Ionizing Dose (TID) in a transistor with a thick oxide. The schematic is replotted from [91]	45

1.16	Schematic of a general power electronic system.	46
2.1	A typical Safe Operating Area (SOA) plot for a MOSFET in (a) linear scale, and (a) logarithmic scale.	49
2.2	Radar Chart showing FOM values of different FOMs: Johnson FOM (JFOM), BFOM, Huang's Chip Area FOM (HCAFOM), Keyes FOM (KFOM) and Huang's Thermal FOM (HTFOM). The FOMs values are scaled to that of silicon. A constant factor scaling of KFOM and HTFOM allows a balanced display of various FOMs	51
2.3	Self-heating of $\beta$ - $Ga_2O_3$ transistors, depending on the substrate. Data from a GaN transistor and a silicon-based LDMOS is also plotted for reference.	52
2.4	(a) While Eq. 2.4 is constant w.r.t. power, $R_{on,sp}$ $(T_{on})$ (for different power, $P$ ) varies depending on the degree of self-heating. As input power increases in a silicon device, self-heating increases as reflected in the curved contour in $R_{on,sp}(T_{on})$ . The blue arrows indicate the direction of increasing values (b) $R_{on,sp}(T_{on})$ vs. $V_{bd}$ for Diamond. The solid lines show $R_{on,sp}$ $(T_{on})$ [Eq. 2.12] for different applied power. BFOM for Diamond is given as the black dotted line. At T=300 K and 523 K, Eq. 2.12 matches the numerical results from [111], shown as dashed-dotted lines. The black arrow shows the turn-around for Diamond. Data from [121] and [122] are plotted as well for reference.	56
2.5	$\operatorname{BFOM}^*$ calculated for different WBG materials at different power density.	57
2.6	$R_{on,sp}(T_{on})$ (Eq. 2.12) predicted for bilayer GaN and $\beta$ - $Ga_2O_3$ structures at $P = 1 \text{ kW/mm}^2$ in comparison to the experimental data on bilayer structures. As an example, (a) GaN-on-Silicon [Data taken from [126]] and (b) $\beta$ - $Ga_2O_3$ -on- $\beta$ - $Ga_2O_3$ device have been shown here. Data taken from [127]	58
2.7	Comparison of maximum current predicted by Eq. 2.13 with that of experi- mental data from Refs. [128]–[130]	60
2.8	Comparison of expressions for transient thermal responses of a packaged chip derived using superposition principle ( $Z_1(\text{Eq. 2.15})$ and $Z_2(\text{Eq. 2.16})$ ) and the closed form analytical solution derived in this chapter ( $Z_m$ (Eq. 2.23). For the comparison, the thermal time constant, $\tau$ ( $\tau_{th}$ ) was taken as 0.0005, which is a typical value for microchips. Although the curves are obtained for three values of duty cycles ( $D = 0.1, 0.3$ and 0.6), matching of $Z_3$ with $Z_1$ and $Z_2$ has been confirmed at other values of duty cycles and thermal time constants as well.	63
2.9	<i>i</i> -SOA predicted for various bulk WBG materials	64
2.10	<i>i</i> -SOA predicted for bilayer substrates. $\beta$ -Ga <sub>2</sub> O <sub>3</sub> on various substrates (native $\beta$ -Ga <sub>2</sub> O <sub>3</sub> , Sapphire, SiC, Diamond) are shown here as an example.	65

2.11	(a) Schematic of the Si LDMOS used in the study. (b) TCAD calibration of the temperature dependent HCD characteristics of the LDMOS. (c) The 2D plots showing the Si/SiO <sub>2</sub> interface and trap generation in the interface, in a Si LDMOS. (d) $\Delta N_{it}$ with increasing stress time at different temperatures. (e) Reliability-aware $R_{on,sp}$ or $R^*_{on,sp}$ predicted for silicon power devices (LDMOS) (f) Reliability-aware <i>i</i> -SOA predicted for LDMOS device at different interface trap concentrations	67
3.1	Properties of wide bandgap semiconductors used in power electronics $\ldots$ .	72
3.2	Device structures in Synopsis TCAD Simulator. The dimensions of the device are taken from fabricated devices in Refs. [16] and [124]. The substrate was considered to be n-doped with concentration of $2.7 \times 10^{18}/\text{cm}^3$ . The electron mobilities were determined by fitting and it was found to be 49, 36 and 23 cm <sup>2</sup> /V-s in case of Diamond, Sapphire and SOI substrates respectively.	73
3.3	Output characteristics obtained from experiments [16], [124], and TCAD and for (a) SOI (b) Sapphire (c) Diamond. (d) Transfer characteristics of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> FETs on the three substrates and TCAD outputs. The TCAD model reproduces the experimental data accurately.	74
3.4	Output characteristics obtained from experiments [16], [124], and TCAD and for (a) SOI (b) Sapphire (c) Diamond. (d) Transfer characteristics of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> FETs on the three substrates and TCAD outputs. The TCAD model reproduces the experimental data accurately.	75
3.5	The threshold voltage dependence on channel thickness. The standard D- mode FETs must be pinched-off to be turned off, therefore thinner epitaxial layer is required to fully deplete the channel at 0 V.	76
3.6	A flow chart for the construction of the $\beta$ - $Ga_2O_3$ compact model for circuit simulation.	77
3.7	(a) Simulation structure in COMSOL (not to scale). (b) A magnified image of the device and meshing. The temperature (thermal resistance) plots obtained for (c) Sapphire (d) Diamond. The peak values are tabulated in (e)	78
3.8	Output characteristics obtained from experiments, [16], [124], and HSPICE compact model for (a) SOI (b) Sapphire (c) Diamond. (d) Transfer characteristics of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> FETs on the three substrates and TCAD outputs. The TCAD model reproduces the experimental data accurately.).	79
3.9	The boost converter circuit used in our analysis. Circuit parameters: Induc- tor, L = 3000 $\mu$ H, FET= $\beta$ -Ga <sub>2</sub> O <sub>3</sub> on SOI/Sapphire/Diamond, Capacitance, C= 50 $\mu$ F, D = Diode, Load resistance, R= 2000 $\Omega$ , $V_{in}$ = Input Voltage, $V_{out}$ = Output Voltage. For the diode, SBR3U100LP with forward voltage drop, $V_F$ = 0.79 V and total capacitance, $C_T$ = 800 $pF$ , has been used. (b) Ideal conversion ratio and efficiency vs. duty cycle of the boost converter circuit.	80
	conversion ratio and enciency vs. duty cycle of the boost converter circuit.	00

3.10	(a) Inductor current $(I_L)$ of the boost converter circuit. The clock input is with 30% duty cycle and the driving voltage is from 0 to -10 V. (b) Efficiency of the circuit with a SiC FET [163], GaN FET [164], $\beta$ -Ga <sub>2</sub> O <sub>3</sub> FET on Diamond (500 $\mu$ m), Sapphire (500 $\mu$ m), and SOI (270nm/500 $\mu$ m). The mobility in case of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> FET on hBN (50nm)/ Si (100 $\mu$ m) is assumed to be three times to that of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> FET on Diamond (500 $\mu$ m) to account for improved heat conduction.	81
3.11	(a) System level simulation schematic of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> FET on various substrates. 'Cage' refers a 'thermal Faraday Cage' which allows heat flux shielding. (b) The table summarizes the material properties, and boundary conditions for FEM simulations	82
3.12	Temperature distribution comparison among different packaging configura- tion. Inductor temperature of vertical stack shows a considerable reduction in mutual heating effect through the use of a thermal Faraday cage	83
3.13	(a) Proposed h-BN based FET. (b) Maximum $\Delta T$ rise for h-BN/Sapphire is almost half as that of Sapphire, and almost $1/6^{\text{th}}$ of that of SiO <sub>2</sub> ( $V_{DS} = 30$ V).	84
3.14	A $\beta$ -Ga <sub>2</sub> O <sub>3</sub> /hBN/Si FET with various substrate (Silicon) thickness and interface layer (hBN) thickness. The plots on the right shows the temperature profile of FET at the respective Silicon and hBN layer thickness	85
3.15	TCAD model of Enhancement mode wrap gate device on h-BN. (b) $I_D-V_G$ of the $\beta$ - $Ga_2O_3$ FET on h-BN coated Sapphire substrate, as obtained from TCAD simulation. (c). $I_D-V_D$ data with $\beta$ - $Ga_2O_3$ FET on h-BN coated Sapphire substrate, obtained from TCAD, which is about 500% more than the experimental data from [127], given in inset.	86
3.16	Efficiency of the boost converter circuit, with hBN/Sapphire configuration. $\ .$	87
3.17	Transistor and inductor temperature comparison among various packaging strategies. GaN data taken from [172]	88
4.1	<ul> <li>(a) Methodology of scaling the data to a universal curve, taken from [2].</li> <li>(b) Universal scaling curve obtained from various technologies (DMOS, Fin-FETs), gate lengths, operating voltages, temperatures, suggesting that the underlying mechanism of HCD is universal [2].</li> </ul>	91
4.2	(a) HCD data of a silicon LDMOS transistor. (b) The data from (a) are scaled laterally to see if they form a universal degradation curve (black solid line). Clearly, the data cannot be described by a single universal curve	92
4.3	(a) Representative cross-section of a Silicon LDMOS device (b) 2 MOS model. S, G, D, $V_{th}^{ch}$ and $V_{th}^{dr}$ are the source, gate, drain, threshold voltage of channel MOSFET and drift MOSFET, respectively. The green dot is the metallurgical junction between the two MOS. Calibration of the model with TCAD and	
	Experiments is shown in (c) and (d)	96

4.4	Position of peak electric field (represented by a star) is the drift MOS for (a) $V_G < V_D/2$ and in the channel MOS for (b) $V_G \ge V_D/2$ . The corresponding electric field profiles are shown in (c)	98
4.5	Two sets of data from Fig. 4.1, fitted with Eq. 4.13 at (a) $V_G < V_D/k$ and (b) $V_G \ge V_D/k$ , where $k=2$ , for the device in consideration. The same time exponent $n \sim m$ was assumed for the fitting. For both cases $V_D$ is fixed at 8 V	.101
4.6	Impact ionization profiles for $V_G < V_D/2$ (left) and $V_G \ge V_D/2$ (right). At high $V_G$ , significant amount of impact ionization is present in the channel and the drift region.	102
4.7	Data from Fig. 4.1, replotted by two-component universal scaling at (a) $V_G < V_D/k$ and (b) $V_G \ge V_D/k$ , where $k = 2. \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$	104
4.8	Voltage acceleration of the scaling factor, $\tau$ , for (a) $V_G < V_D/k$ and (b) $V_G \ge V_D/k$ , where $k = 2$ . The difference of the exponents reflects voltage partitioning between the channel and drift regions. A, B, C, and D are fitting parameters.	105
5.1	A schematic of (a) non-LOCOS LDMOS, and a (b) LOCOS LDMOS	109
5.2	Schematic representation of EEDF evolution, from source to drain in a MOS-FET	111
5.3	TCAD Calibration of the output and transfer characteristics of a non-LOCOS LDMOS ((a) & (c)), and a LOCOS LDMOS ((b) & (d)), respectively	116
5.4	Cutline plots for absolute electric field (MV/cm), electron density (cm <sup><math>-3</math></sup> ), and electron temperature (K) at the Si-SiO <sub>2</sub> interface, obtained from TCAD for a non-LOCOS LDMOS and a LOCOS LDMOS.	118
5.5	EEDF of the non-LOCOS LDMOS. EEDF of a selected point in the middle of the channel at (a)low $V_D$ (5 V) and (c) high $V_D$ (10 V). EEDF of a selected point in the middle of the drift at (b)low $V_D$ (5 V) and (d) high $V_D$ (10 V).	119
5.6	The EEDF profiles of various selected points of LOCOS LDMOS	120
5.7	Experimentally measured HC-SOA, obtained by monitoring $\Delta I_{D,lin}(\%)$ for (a) non-LOCOS LDMOS and (b) LOCOS LDMOS, after stressing for an arbitrary time.	122
5.8	TCAD Calibration of $\Delta I_{D,lin}(\%)$ using HCS degradation model in TCAD, for (a) non-LOCOS LDMOS and (b) LOCOS LDMOS	126
5.9	Interface trap determination, at various points in non-LOCOS and (b) LO-COS LDMOS	127
5.10	Fitting of the experimental degradation curves using two different sets of parameters (a & b). (c) The $\Delta N_{it}$ values determined from two fittings appear to vary, but with similar trends.	198
	vo vary, ouv wrun simmar uronus	140

<ul> <li>5.12 (a) Degradation due to FN stress and HCD stress in a non-LOCOS LDMOS. (b) Measured gate current at a fixed drain bias and varying gate bias</li></ul>	11 Determination of $\Delta N_{it}$ in the channel and the drift region, using S <sup>2</sup> PCP Technique	129
<ul> <li>6.2 Experimental setups (a) TID followed by HCD (b) HCD followed by TID. I<sub>D</sub> - V<sub>G</sub>(t<sub>0</sub>), I<sub>D</sub> - V<sub>G</sub>(t<sub>R</sub>), and I<sub>D</sub> - V<sub>G</sub>(t<sub>R</sub>) is the pristine transfer characteristics, post-radiation transfer characteristics, and the final-time transfer characteristics of the device, respectively</li></ul>		131
$\begin{split} I_D - V_G(t_0), \ I_D - V_G(t_R), \ \text{and} \ I_D - V_G(t_n) \ is the pristine transfer characteristics, post-radiation transfer characteristics, and the final-time transfer characteristics of the device, respectively $	1 Schematic of (a) non-LOCOS and (b) LOCOS LDMOS, exposed to $\gamma$ radiation.	135
TID: 0.1, 0.5, 0.6, 1.2 and 1.8 Mrad (Si). (b) Dose-dependent $I_D - V_G$ plot of LDMOS devices. (c) A blown-up snapshot of the $I_D - V_G$ plot showing the impact of $\Delta N_{ot}$ . (d) Change in subthreshold slope (SS) of the LDMOS under different TID. An eye-guide (blue dotted lines) is added to visualize the saturation trend	$I_D - V_G(t_0)$ , $I_D - V_G(t_R)$ , and $I_D - V_G(t_n)$ is the pristine transfer characteristics, post-radiation transfer characteristics, and the final-time transfer	136
TID: 0.1, 0.6, 1.2 and 1.8 Mrad (Si). (b) Dose-dependent $I_D - V_G$ plot of LDMOS devices. (c) A blown-up snapshot of the $I_D - V_G$ plot showing the impact of $\Delta N_{ot}$ . (d) Change in subthreshold slope (SS) of the LDMOS un- der different TID. An eye-guide (blue dotted lines) is added to visualize the saturation trend	TID: 0.1, 0.5, 0.6, 1.2 and 1.8 Mrad (Si). (b) Dose-dependent $I_D - V_G$ plot of LDMOS devices. (c) A blown-up snapshot of the $I_D - V_G$ plot showing the impact of $\Delta N_{ot}$ . (d) Change in subthreshold slope (SS) of the LDMOS under different TID. An eye-guide (blue dotted lines) is added to visualize	137
<ul> <li>LDMOS devices. (b) Dose-dependent V<sub>TH</sub> variation. An eye-guide (blue dotted lines) is added to visualize the saturation trend</li></ul>	TID: 0.1, 0.6, 1.2 and 1.8 Mrad (Si). (b) Dose-dependent $I_D - V_G$ plot of LDMOS devices. (c) A blown-up snapshot of the $I_D - V_G$ plot showing the impact of $\Delta N_{ot}$ . (d) Change in subthreshold slope (SS) of the LDMOS under different TID. An eye-guide (blue dotted lines) is added to visualize the	138
<ul> <li>devices. (b) Dose-dependent V<sub>TH</sub> variation. An eye-guide (blue dotted lines) is added to visualize the saturation trend</li></ul>	LDMOS devices. (b) Dose-dependent $V_{TH}$ variation. An eye-guide (blue	139
dependent transient current, for floated source configuration. (c) Extraction of $N_{it}(x)$ , using the transient current. (d) Threshold voltage shift measured from the transient currents	devices. (b) Dose-dependent $V_{TH}$ variation. An eye-guide (blue dotted lines)	140
degradation due to HCD, preceded by TID, for a non-LOCOS LDMOS. (c) Extraction of $\Delta V_{TH}^*$ , after subtracting the initial shift due to TID. A pure HCD curve is also plotted for comparison. (d) A schematic of the LOCOS LDMOS. (e) Dose-dependent $\Delta V_{TH}$ degradation due to HCD, preceded by TID, for a LOCOS LDMOS. (f) Extraction of $\Delta V_{TH}^*$ , after subtracting the	dependent transient current, for floated source configuration. (c) Extraction of $N_{it}(x)$ , using the transient current. (d) Threshold voltage shift measured	142
mulai shift due to 11D. A pure HCD curve is also plotted for comparison. 143	degradation due to HCD, preceded by TID, for a non-LOCOS LDMOS. (c) Extraction of $\Delta V_{TH}^*$ , after subtracting the initial shift due to TID. A pure HCD curve is also plotted for comparison. (d) A schematic of the LOCOS LDMOS. (e) Dose-dependent $\Delta V_{TH}$ degradation due to HCD, preceded by TID, for a LOCOS LDMOS. (f) Extraction of $\Delta V_{TH}^*$ , after subtracting the	143

- 6.9 (a) Schematic of the non-LOCOS LDMOS (b)  $\Delta V_{TH}$  degradation due to HCD, followed by TID. A zoomed in image of the decrease in  $\Delta V_{TH}$  (or increase in  $-\Delta V_{TH}$ ) due to increased TID (right). (c) Schematic of the LOCOS LDMOS (d)  $\Delta V_{TH}$  degradation due to HCD, followed by TID. A zoomed in image of the decrease in  $\Delta V_{TH}$  (or increase in  $-\Delta V_{TH}$  due to increased TID (right). 146

### ABSTRACT

We are in the midst of a technological revolution (popularly known as *Industrie 4.0* or 4<sup>th</sup> Industrial Revolution) where our cars are being equipped with hundreds of sensors that make them safer, homes are becoming smarter, industry yields are at an all-time high, and internet-of-things is a reality. This was largely possible due to the developments in communication, electronics, motor controls, robotics, cyber security, software, efficient power distribution, etc. One of the major propellants of the 4<sup>th</sup> Industrial revolution is the ever-expanding applications of power electronics devices. All electrical energy will be provided, handled, and consumed through power electronics devices in the near future. Therefore, the reliability of power electronics devices will be instrumental in driving future technological advances.

A myriad of devices is categorized as power electronics devices, and in the heart of those devices are the transistors. Although Silicon-based transistors still dominate the power electronics market, a paradigm shift towards wide bandgap semiconductors, such as silicon carbide (SiC), gallium nitride (GaN), gallium oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>),etc., is underway. However, realizing the full potential of these devices demands unconventional design, layout, and reliability.

In this thesis, we try to establish a generalized model of reliability for power and logic transistors. We start by defining a comprehensive, substrate-, self-heating-, and reliability-aware safe operating area (SOA) that analytically establishes the optimum and self-consistent trade-off among breakdown voltage, power consumption, operating frequency, heat dissipation, and reliability before actual device fabrication. Then we take a deeper look into the reliability of individual transistors (a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistor and a Silicon-based LDMOS), to test the predictions by the safe operating area, using both experiments and simulations. In the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistor, we studied its implementation in a DC-DC voltage converter and concluded that the self-heating is a performance bottleneck and suggested approaches to alleviate it. For the LDMOS transistor, we investigated the hot carrier degradation (HCD) using experiments and simulations. We established that the HCD degradation kinetics is universal, and physics is the same as a classical transistor, despite a complicated geometry.

Finally, we studied the correlation between HCD and radiation in LDMOS used in space shuttles, airplanes, etc., to determine its lifetime.

We have holistically analyzed the reliability of power transistors by extending the theories of logic transistors in this thesis. Therefore, this thesis takes us a step closer to a generalized reliability model for power transistors by developing a comprehensive and predictive model for the safe operating area, encompassing all sources of stresses (e.g., electrical, thermal, and radiation) it experiences during operation.

## 1. INTRODUCTION

#### 1.1 Background

The 4<sup>th</sup> industrial revolution refers to the digitization of manufacturing and production processes in factories using robots, smart machinery, internet-of-things, and artificial intelligence to maximize the yield. This is built upon the 3<sup>rd</sup> industrial revolution, which started with the advent of transistors in the 1950s and transformed the electronics industry. Although conceptualized a few decades earlier, the first working transistor was invented by John Bardeen, Walter Brattain, and William Shockley at Bell Labs in 1947. However, the most widely used transistor, the MOSFET, was demonstrated in 1959 by Mohamed Atalla (a Purdue University alumni) and Dawon Kahng [1]. Since then, MOSFET has been the ubiquitous building block for modern electronics. The evolution of transistors, however, followed two contrasting different routes over the last few decades: (a) Low power transistors or 'Logic' transistors: scaling down the dimensions to accommodate more transistors in a single chip to enhance speed, power, and functionality; (b) High power transistors or simply 'Power' transistors: increasing the capacity of the transistors to handle high power. Although high and low power transistors are used together in an electronic device, the applied biases and operating regimes are incongruous. Consequently, the reliability mechanisms and concerns of logic and power transistors are not the same.

Hot carrier degradation (HCD) and radiation-induced degradation are among the common reliability issues in both logic and power transistors. The focus of this thesis to develop a generalized reliability model which can describe the reliability phenomena (HCD and radiation-induced degradation) in both logic and power transistors. HCD is the phenomenon where energetic electrons traveling from the source to the drain gain enough energy (> 1.5 eV) to break the passivated Si-H and Si-O bonds in the Silicon/oxide interface. Since the drain bias of power transistors is high, HCD is a prominent reliability concern. Historically, radiation-induced defects were a concern for electronics used in high radiation environments (e.g., military and space applications). However, with the heralding of projects like Google Loon, Amazon Prime Air (Drone Delivery), etc., and increasing sensitivity of the chips due to bit flips and single event effects, studies of the impact of radiation on power transistor lifetime are becoming increasingly important. It is of immense interest to study the impact of radiation on the traditional reliability mechanisms as well. In the end, all these degradation mechanism (i.e. HCD, radiation-induced degradation) collectively determine the safe operating area (SOA) of a transistor.

This introductory chapter<sup>1</sup> will discuss the trends of logic and power transistor scaling, basic principles and types of power transistors, the sources, and the effects of HCD and reliability-induced degradations. The current status and an in-depth analysis of these reliability mechanisms will be discussed in the subsequent chapters.

#### 1.2 Logic Transistor Scaling

Nowadays, the computational speed of personal electronics devices is in the gigahertz range and the storage capacity in the terabytes range. This has been possible due to aggressive scaling of the transistors, such that currently, a single chip comprises more than a billion transistors. Historically, transistor count in a chip has increased exponentially, keeping pace with the Moore's law [5]. To pack more and more transistors in a single chip, the dimensions are scaled down such that the power density remains constant, and proportional to the area while scaling both the voltage and current. This law is popularly known as the Dennard scaling law [6]. The chip manufacturers followed Dennard's scaling law until the 1990's by scaling the doping densities, voltages, dielectric thickness, while scaling down the other device dimensions. By the mid-1990s, the power dissipation started to increase as chip manufacturers ran out of options to further scale the parameters (such as the dielectric). This led to innovations like high-k/metal gate architectures to keep up the increasing demand of computational speed. While this led to a solution, for a few generations of transistors, the power dissipation was increasingly becoming a bottleneck until multicore processors were adopted in mid 2000s [7]. While this multicore approach helped manage the power dissipation, the frequency of operation became limited. Besides, the dielectric is already approaching its physical limit ( $\sim 1$  nm), and the transistor architecture is no longer planar. However, the numbers of transistors in a processor are still increasing to this day, as is evident from Fig

<sup>&</sup>lt;sup>1</sup>Some of the content of this chapter is based on Ref. [2], [3]





Figure 1.1. Number of transistors in Apple processors: A series (A8 to A15 Bionic) and M series (M1, M1 Pro and M1 Max). This plot has been constructed from the data available in [4]

1.1, which shows that the number of transistors in Apple processors. This trend has been possible due to constant improvement of fabrication processes, efficient thermal management, and innovative device architectures. Recent innovations like RibbonFET (Intel), Forksheet FET (IMEC), Multi-bridge channel FET (Samsung), Gate-All-Around (GAA) FET (IBM), etc., promises to keep the trend of increasing transistors in a processor, ongoing.

#### **1.2.1** Self-Heating in Logic Transistors

As Dennard scaling in the early 1990s reduced the supply voltage,  $V_D \rightarrow E_g \sim 1$ V, the selfheating made the lattice temperature  $(T_L)$  of the channel higher than that of the substrate  $(T_S)$ , such that  $T_L > T_S$ . The self-heating had already hindered the integration potential of two previous devices technologies (e.g., vacuum tubes and bipolar transistors), and was becoming an important performance metric. Briefly,  $T_L = T_A + (P \times \theta_{th})$  where P is the



**Figure 1.2.** (a) Thermal resistance of bulk, SOI planar and FinFETs with various configurations and GAA nanowire FETs [Replotted from [2]]. (b) Thermal resistance of a 14nm, 10 nm and 7nm bulk Si FinFET [Replotted from [8]].

power dissipated by a transistor with area A and thermal resistance  $\theta_{th}$ . Dennard scaling requires  $P = P_0 \times A$ , where  $P_0$  is the power density of a transistor. Keyes calculated the elementary result that thermal resistance depends on effective thermal conductivity,  $\lambda$ , and transistor-substrate shape-factor,  $\alpha$ , such that i.e.  $\theta_{th} = \alpha/(\lambda \times \sqrt{A})$ . This gives [2],[3]:

$$T_L = T_A + P_0 \sqrt{A\alpha/\lambda} \tag{1.1}$$

While for a planar transistor technology,  $\alpha$  and  $\lambda$  are constants, effective  $\lambda$  reduces significantly in non-planar technologies like FinFET. This led to a dramatic increase in  $T_L$  [9]. This is illustrated in Fig 1.2. While FinFET helped manage the short-channel effects through improved electrostatic control, the channel is now surrounded by low-thermal conductivity oxides, which leads to a corresponding increase in the  $\theta_{th}$  and  $T_L$ . Careful modeling in [8] shows that  $\theta_{th}$  increase by more than 40% when fin width is reduced from 14nm to 7nm technology, as shown in Fig 1.2 (b).

While a precise calculation of  $T_L$  due to self-heating is difficult, several attempts has been made to quantify it since 1970s to quantify it. Sesnic and Craig reported  $T_L$  due to self-heating in MOSFETs at cryogenic temperatures (4.2 K) in 1972 [10]. Mautry and Trager reported  $T_L$  due to self-heating in sub- $\mu$ m MOSFETS using dynamic drain current measurements with a time-resolution of 3 ns, in 1989 [11]. Eventually, multiple techniques such as four-terminal gate resistance [12], pulsed I-V [13], AC output conductance [14], etc., have been used to measure average channel temperature. Among them, thermoreflectance is one of the most sophisticated techniques, which uses sub-micrometer illumination sources (~400-800 nm) offering a higher resolution compared to other methods and also enabling mapping of transient heating and cooling kinetics with 50-ns resolutions [15]. Thermoreflectance was used to measure average channel temperature in junction-less transistors ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>), [16], InGaAs GAA FETs [17], extremely thin SOI (ETSOI) [18], etc., which not only provided an accurate  $T_L$  due to self-heating, but also a closer look into the kinetics of reliability mechanisms, like HCD.

## 1.2.2 Hot Carrier Degradation in Logic Transistors: Correlation with Self-Heating

During MOSFET operation, the carriers get accelerated due to applied gate  $(V_G)$  and drain voltage  $(V_D)$ . Some of these carriers, generated during impact ionization at high fields, become energetic (hot) enough to dissociate the passivated Si-H bonds in the semiconductor/oxide interface when injected into the gate, as shown in Fig 1.3 (a). This phenomenon is known as hot carrier degradation (HCD) and has been observed since the early days of MOSFETs [2]. HCD in a classical MOSFET peaked when  $V_G \sim V_D/2$ . This is because, at  $V_G \sim V_D/2$ , barrier height is low enough to inject a significant amount of electrons in the channel, and at the same time, the vertical field at the gate/drain edge is high enough to cause injection into the gate.

The rate of bond dissociation due to HCD is given by [2]:

$$\frac{dN_{it}(E_B, x, t)}{dt} = \sum_{E_B, x} k_f(E_B, T_e, T_L) \left[ (N_0(E_B, x) - N_{it}(E_B, x, t)) \right]$$
(1.2)

where,  $T_L$  is the lattice temperature,  $T_e$  is the electron temperature,  $N_0(E, x)$  is the initial number of unbroken bonds with binding energy,  $E_B$ , located at a distance x from the source,  $N_{it}$  (E, x, t), is a fraction of these bonds broken as a function of time t. The rate of bond dissociation depends on how hot the carriers (electrons) are. As shown in Fig. 1.3 (b), close




Figure 1.3. (a) A schematic representing HCD in MOSFET. (b) A schematic of the evolution of carrier distribution, from Boltzmann to heated Boltzmann distribution, as the electrons travel from the source to the drain. (c) A schematic showing negative temperature coefficient of HCD, due to reduction in impact ionization. (d) A schematic showing multiple-particle process due to increased interfacial bond vibration, leading to positive temperature coefficient.

to the source, the electrons possess relatively low energy and are Boltzmann distributed. As the electrons move towards the drain, under the influence of the electric field, the energy of the electrons increase [19]. As a result, the distribution may show a ballistic peak or a heated Maxwellian profile near the drain region, which increases the  $T_{\rm e}$  and hence the degradation  $(R_{\rm e})$ . The dependence of  $T_L$  is, however, complicated.

An increase in  $T_L$  led to increased lattice vibrations which siphoned off the electron energy to reduce  $T_e$ . As a consequence, this process reduced impact ionization (shown in Fig. 1.3 (c)), which would reduce HCD and increase device lifetime. This means that historically, HCD had a negative temperature coefficient ( $R_{II}$ ). One of the most successful models which explained all these characteristics is the "Lucky Electron Model", where the degradation can





Figure 1.4. Hot Carrier Degradation trends in Intel microprocessors [20].

be described as a power law ( $\Delta = At^n$ ) [21]. However, as device dimensions scaled-down, HCD became increasingly complicated. As  $T_L$  increased the lattice vibrations, a few low energy carriers came together to surmount the energy barrier,  $E_B$ , in ultra-scaled devices, as shown in Fig. 1.3 (d). This resulted in a positive temperature coefficient for HCD ( $R_B$ ). This positive temperature activation led to the resurgence of HCD, as shown in Fig 1.4 [20].

HCD was first discovered in bipolar junction transistors (BJT), and the negative temperature coefficient was well understood [22]. It was a dominant degradation mechanism in the mid-1980s when the supply voltages were high. Innovations like lightly-doped drain (LDD) structures helped keep HCD manageable until the early 2000s [23]. As the devices were scaled down further, the reliability became more complicated. Ultra-scaled devices like FinFETs uses high-k dielectrics, which have low  $\lambda$ , thus increasing self-heating, which exacerbated HCD further [8]. This is evident in Fig 1.5, where the threshold voltage ( $\Delta V_{th}$ ) and on-current ( $\Delta I_{on}$ ) degrades more in multi-fin structures. Although it was expected that increasing the fin number would proportionately increase the current, it was found that, both the  $\Delta V_{th}$  [24] and  $\Delta I_{on}$  [25] were degraded due to mutual self-heating from nearby fins.



**Figure 1.5.** (a) Threshold voltage degradation due to fin number variation is reported in [24], and replotted here. (b) On-current degradation due to fin number variation is reported in [25], and replotted here.

Detailed finite element simulations [26] have confirmed that the fins located in the middle are the worst affected ones.

While 'scaling down' was the trend in logic transistors, 'scaling up' was the trend for power transistors since its inception in the 1950s. Although the temperature activation of HCD in power transistors is positive, the kinetics appear to be different than classical MOSFETs because of varied geometry, oxide thickness, and operating voltage.

#### 1.3 Power Transistors

As innovations in microprocessors made computation faster, innovations in power transistors increased the power handling capacity and switching frequency. Nowadays, the power electronics industry exceeds billions of dollars and has widespread application in the personal electronics, motor controls, photovoltaics, military, energy transmission, and transportation sectors. Based on the voltage rating, the applications can be categorized as either low, medium, or high voltages applications, as shown in Fig. 1.6. Just like the microprocessors, power transistors have an exciting history, which will be discussed next.




Figure 1.6. A few of the many power electronics applications.

#### 1.3.1 Brief History of Power Transistors

After the invention of the transistors, there was a demand to increase the power handling capacity of these devices. BJTs, and not MOSFETs, were initially touted as the future of high power devices because of their high current ( $\sim$ 100s of amperes), voltage (>500V) handling capacity, and mature technology in the 1970s [27]. However, the current gain of BJTs was low when it was operated at high voltages, and the safe operating area was poor due to several failure modes. While approaches like the Darlington configuration were proposed as a solution, high power dissipation became an issue because it led to degradation in efficiency [27].

Meanwhile, the MOSFET technology was undergoing tremendous advances, and International Rectifier Corporation (ICR) introduced power MOSFETs in the 1970s. MOSFETs possess high input impedances and fast switching speeds (>100 kHz), and therefore an ideal candidate for future power electronic devices. While the voltage rating was low, because of high on-resistance at high breakdown voltage, MOSFETs became the *de facto* choice for power switches. Other technologies, such as Insulated Gate Bipolar Transistor (IGBT) [28]




Figure 1.7. Different power devices and their power and frequency ratings. Adapted from [27]

and gate turn-off thyristor (GTO) [29], were later developed to function in the high voltage regime, as shown in Fig 1.7.

The MOSFET power transistors received a boost with the demonstration of double diffused structure in 1967 [30]. Laterally double diffused MOS (LDMOS) was reported in 1969 [31] by the Electrotechnical Laboratory (ETL) (now the National Institute of Advanced Industrial Science and Technology) in Japan. Then Hitachi produced the LDMOS from 1977-1983 for audio power amplifiers. After that, many manufacturers started producing LDMOS for various applications like personal electronics, LTE networks, radar, medical technology, etc. By the 2010s, the breakdown voltage of LDMOS exceeded several kVs, and advancements were still being made worldwide. The brief history of LDMOS is schematically represented in Fig 1.8.





Figure 1.8. Different power devices and their power and frequency ratings [Image Source: Google Images].

### 1.3.2 Basic Principle of an LDMOS Transistor

The basic principle behind the LDMOS or any other high voltage MOSFET is to reduce the surface electric field to increase the breakdown voltage. The Poisson's equation is given as:

$$\frac{\partial^2 V}{\partial x^2} = -\frac{\partial E}{\partial x} = -\frac{q\rho}{\epsilon} \tag{1.3}$$

where q is the charge,  $\rho$  is space charge density, V is potential, and E is the electric field. The aim is to reduce the electric field following Eq. 1.3 [32]. As a first step, to reduce the channel electric field, a more extended channel is designed. In the following step, the drain diffusion area (n<sup>+</sup> region) can be increased to relax the space charge distribution and increase the breakdown voltage [32]. The breakdown voltage can be increased by reducing the drain diffusion doping, which further relaxes the space charge distribution. However, decreasing drain diffusion doping will have adverse effects in inversion, leading to a lower current. Therefore, a lower doped 'drift' region is introduced between the channel and the drain. With optimum doping and thickness of the drift region, the depletion layer can be extended further than that for the one-dimensional lateral diode. This allows for bulk breakdown rather than junction breakdown. This approach of increasing the breakdown voltage was



**Figure 1.9.** A schematic representation of design schema from low to high voltage transistors, following the Poisson's equation, Eq.1.3. This figure is redrawn from Ref. [32]

proposed by Appels and Veas in 1979 [33] and is known as the REduced SURface Field effect or simply the 'RESURF' effect. However, high on-resistance in the drift region, associated with the structure, degraded the device performance. Thus, the drift depth was increased instead of increasing the length and doping of the drift region. The type of configuration, known as the Drain Extended MOS (DeMOS) or LDMOS transistors. All these steps are schematically shown in Fig. 1.9. The gate-to-drain overlap and shallow trench isolation (STI) were introduced to increase the transistors' reliability [34].

#### 1.3.3 Hot Carrier Degradation in LDMOS: Correlation with Self-Heating

Based on the applications, the applied biases on the LDMOS can be very high, which can accelerate the electrons greatly, thus making HCD a primary degradation mode in an LDMOS. The LDMOS contains a low doped drift region to sustain higher voltages, complicating the hot carrier degradation mechanism. First of all, it has been shown in many studies that, unlike the classical MOSFETs, the peak of HCD in LDMOS doesn't correspond to  $V_G \sim V_D/2$  or to the peak of the substrate current  $(I_B)$ , which is usually used as a proxy for gate current  $(I_G)$  [35]. In fact, in most of the current LDMOS, source and body are tied together, making the independent monitoring of  $I_B$  impossible. Secondly, the degradation





Figure 1.10. (a) Temperature rise in a 2-finger vs. 4-finger LDMOS. b) Linear drain current degradation in a 2-finger vs. 4-finger, as reported in [36].

doesn't precisely follow the power-law ( $\Delta = At^n$ ) [37] and appears to have more than one time exponent, which points to complicated degradation kinetics. A previous study has attributed this anomalous degradation to oxide trap generation ( $N_{ot}$ ) and interface traps ( $N_{it}$ ), however, admitting that this phenomenon needs further investigation [38].

Unlike the ultra-scaled MOSFETs, an LDMOS has a planar geometry and is often used as a standalone device in a circuit, thereby avoiding the drawbacks of mutual self-heating. However, in some applications where gate resistance is critical or the layout requirements are stringent, multi-finger LDMOS may be used, where self-heating plays a significant role. As shown in Fig 1.10 a 4-finger device has higher self-heating and consequently lower  $\Delta I_{D,lin}$ due to positive temperature coefficient of HCD [36].

#### 1.3.4 Wide Bandgap Semiconductor Based Power Transistors

For the first few decades since the invention of the transistor, the semiconductor industry was limited to using Silicon, Germanium and conventional III-V materials, with bandgap less than 2.3 eV [39]. Although the advantages of using III-V materials were obvious (higher mobility, direct bandgap), the development of other wide bandgap materials was difficult at that time. U.S. Department of Defense Office of Naval Research initiated research to develop crystal quality of SiC (bandgap: 3.25 eV) in the 1970s, and GaN (bandgap: 3.4 eV), a few years later [40]. In 1982, B.J. Baliga, at General Electric, derived a relation between the on-



**Figure 1.11.** The predictions by the Baliga Figure of Merit (BFOM) [41], for wide bandgap semiconductors.

resistance of the drift region, and breakdown voltage, using basic semiconductor properties of the material, which is known as the Baliga Figure of Merit (BFOM) [41]. The relation is given as:

$$\frac{V_{bd}^2}{R_{on,sp}} = \frac{\varepsilon \mu_n E_C^3}{4} \tag{1.4}$$

where  $R_{on,sp}$  is the specific on-resistance,  $V_{bd}$  is the breakdown voltage,  $\varepsilon$  is the dielectric constant,  $\mu_n$  is the electron mobility,  $E_C$  is the critical electric field. This metric suggested that wide bandgap materials (materials with higher  $E_C$ ) would have a higher breakdown and hence perform better than Silicon for unipolar power devices. A plot of BFOM for various wide bandgap materials is shown in Fig. 1.11. According to this plot, a power device made up of GaN will have an almost 1000 times smaller area than Silicon for the same breakdown voltage. This had huge implications and could pave the way for smaller, faster, and greener electronics. However, the development of wideband gap electronics was still at a nascent stage and not yet adopted widely.

All these changed in the early 1990s, with seminal breakthroughs in optoelectronics by Isamu Akasaki, Hiroshi Amano, Shuji Nakamura (2014 Nobel Prize in Physics, blue LED) [39], and many others in this field. This stemmed a worldwide interest, and the research in physics, chemistry, and fabrication of wide bandgap materials received a huge boost, from which the power electronics industry benefited immensely. Starting from SiC Schottky diodes, which were first commercialized by Infineon in 2001, almost all of the Silicon technology have their wide bandgap counterparts, and commercialized by various companies. Currently, GaN and SiC are mature technologies, having applications in automotive, consumer, telecommunication, and energy sectors, with global market values projected to be around billions of dollars in the next few years. With the success of GaN and SiC, the power electronics industry and research groups began to explore other materials to further improve the performance. Among them,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (bandgap ~ 4.5 eV) and Diamond (bandgap ~ 5.5 eV) are already demonstrating significant potential. However, these technologies are still at an initial stage of development, as GaN and SiC were in the 1980s, with room for understanding and orders of magnitude improvement in performance.

The immense interest behind  $\beta$ - $Ga_2O_3$  is due to its high BFOM value, and true to its prediction, ~4.5 eV bandgap leads to a breakdown field of 9 MV/cm [42]–[46]. Studies on  $\beta$ - $Ga_2O_3$  have already established good controllability of doping using Si or Sn [47]–[49]. The biggest advantage of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is the availability of large, high-quality native substrates, which can be grown following industry-standard techniques like Czochralski [50], vertical Bridgman [51], etc. Apart from demonstrating impressive diode and transistor characteristics [52], [53]  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> applications include high-temperature signal processing [54], solar-blind deep ultraviolet photodetectors [55], etc. However,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> suffers from two major drawbacks which hinder its advances severely: (a) p-type doping is complex, making CMOS implementation extremely challenging [56]; (b) poor thermal conductivity (0.1-0.3 W/cmK) [57], leading to high self-heating and poor electrical performance. Currently, multiple research groups around the world are dedicated to research aiming at alleviating these issues. Compared to lateral devices, vertical devices, allow for superior current drives and field termination. The breakdown voltage of vertical devices scales with the drift layer thickness instead of gate-to-drain separation in lateral MOSFETs. In addition, the peak electric fields lie in the bulk region, rather than at the surface, which also gets rid of the reliability issues caused by the interface states [58]. Tremendous advancement has been achieved in vertical device fabrication in the last decade. Several groups have introduced MOCVD techniques to precise doping controls and breakdown voltages [59]–[63]. Despite these advantages, lateral devices are preferred because of their compatibility of integration with commercial-off-theshelf devices and smart technologies.

Diamond is another material that possesses impressive inherent properties and is presently being researched worldwide for next-generation power devices. Diamond has some of the highest thermal conductivity (20 W/mK), electron mobility ( $\sim 2000 \text{ cm}^2/\text{Vs}$ ), breakdown field (>10 MV/cm), saturation velocity ( $\sim 2.5 \times 10^7 \text{ cm/s}$ ) among all known materials [54]. Already power devices made with remarkable performances were demonstrated on Diamond (Schottky diodes with >10 kV breakdown voltage [64], BJTs with >500 A/cm<sup>2</sup> current and >500 V breakdown voltage [65], etc.). The major drawbacks for Diamond are: (a) Lack of low-cost large area substrates; (b) Deep doping levels (0.3 eV for Boron [66] and 0.57 eV for Phosphorous [67]). However, progress has been made towards efficient doping [68] and the realization of single-crystal substrates using CVD [69].

Besides  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and Diamond, the wide bandgap materials which are of enormous interest for power electronics are BN [70], AlGaN/AlN [71],  $MgGa_2O_4$  [72], etc. Meanwhile BFOM, while foreshadowed the use of the wide bandgap materials for power electronics initially, fails to predict the performance of materials like  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and Diamond accurately, w.r.t Silicon. This is because BFOM (or other traditional FOMs) doesn't consider the crucial parameters like self-heating, incomplete-ionization, reliability, etc. synergistically. As more materials are being explored, it is becoming crucial to predict wide bandgap materials' performance before device fabrication. This necessitates the development of a holistic evaluation performance metric for all materials. The safe operating area (SOA) could be one such metric.

## 1.4 Safe Operating Area

SOA is defined by a collection of performance metric, which dictates the safe operating conditions of a power transistor. SOA is an indicator of device robustness and can either be calculated or measured for a device. Measured SOA presented in commercial device datasheets are usually derated (up to 35%) to guarantee that SOA will hold for different applications. Figure 1.12 shows a typical SOA of a transistor in forward bias. Four major limitation lines of an SOA are [73]: (a) on-resistance  $(R_{on})$ ; (b) maximum Current  $(I_{max})$ ; (c) maximum power  $(P_{max})$ ; and (d) breakdown voltage  $(V_{bd})$ . Let's take a detailed look into the four parameters:

(a)  $R_{on}$  Limitation: The on-resistance of the device limits the maximum current that flows through the device. Or in other words, this line gives the maximum on-resistance at the maximum allowed junction temperature.  $R_{on}$  limitation line has a positive slope of 1, because all points on this line represent the same resistance (Ohm's Law).

(b)  $I_{on}$  Limitation: In a typical SOA, current ratings are not measured but calculated based on the intended operation. As a result, a typical data-sheet contains several current ratings like the package limit, silicon limit, continuous drain current limit, pulsed drain current limit, etc. While the package limit of current is dictated by the actual physical limitation of the package, the silicon limit defines the maximum allowable current the Silicon die can handle at a predefined case temperature. The silicon limit assumes an ideal heat sink and that the case-to-ambient thermal impedance is zero. The continuous drain current




Figure 1.12. A typical Safe Operating Area (SOA) plot for a power transistor.

limit, on the other hand, is a function of the junction-to-ambient thermal impedance of the device and is much lower than the silicon limit.

The pulsed drain current limitation is the amount of current the device can handle for a certain duty cycle. Here the transient thermal impedance is used, instead of the steady-state thermal impedance, as with the other current limits. Obtaining transient thermal impedance is complicated, but in a nutshell, the expression of transient thermal impedance is the steady-state thermal impedance multiplied by a normalization factor, which is a function of pulse duration and duty cycle [74].

(c)  $P_{max}$  Limitation: This line gives the maximum allowable power for the device, at a maximum junction temperature.  $P_{max}$  limitation line has a slope of -1, because all points on this line represent the same power.

(d)  $V_{bd}$  Limitation: It is simply the breakdown voltage of the device. Factors like selfheating, impact ionization, reliability, etc. will affect the limits of SOA. Hence, obtaining an SOA for wide bandgap materials currently being assessed as potential power electronics materials will be significantly helpful. The radiation reliability of the power transistors will be studied next.

## 1.5 Radiation

Power transistors form the basic building blocks of power management integrated circuits (PMICs), which perform multiple functions like battery charging, DC/DC conversion, voltage scaling, etc [75]. Integrated circuits used in drones, planes, and space shuttles are among the numerous applications of PMICs. Let us take the example of lunar landing missions

**Table 1.1.** Average Radiation Dose by Lunar Landing Missions. This data is replotted from [76]

Mission	Total Duration	Lunar Surface Duration	Av. Radiation Dose
Apollo 11	08 days, 03 hours, 13 mins	21 hrs, 38 mins	0.18 rad
Apollo 12	10  days, 04  hours, 31  mins	31  hrs, 31  mins	0.58  rad
Apollo 14	09  days, 00  hours, 01  mins	33  hrs, 31  mins	1.14  rad
Apollo 15	10  days, 01  hour, 11  mins	66  hrs, 54  mins	0.30  rad
Apollo 16	11  days, 01  hour, 51  mins	71  hrs, 02  mins	0.51  rad
Apollo 17	$12$ days, $13$ hours, $51~\mathrm{mins}$	$74~\mathrm{hrs},59~\mathrm{mins}$	0.55  rad

(Apollo 11, 12, 14, 15, 16 and 17) where 12 astronauts walked on the moon. Table 1.1 summarizes the average radiation doses experienced by these missions. Although the radiation doses given by Table 1.1 seem low, it can significantly increase during solar maximum and due to prolonged exposure (such as in case of International Space Station). These increased radiation dose may induce defects in the power transistors and alter the predicted lifetime.

This following sections discusses a brief overview of the type and sources of radiation and the impact of radiation on a MOSFET.

## 1.5.1 Ionizing and Non-ionizing Radiation

Radiation is broadly defined as energy in the form of electromagnetic waves. A common example of radiation is sunlight, which helps sustain life on earth. Based on its energy (or wavelength), radiation can be categorized as either ionizing or non-ionizing. Ionizing radiation has enough energy to knock off tightly bound electrons from atoms in the material [77]. Exposure to ionizing radiation can have devastating effects on human, animal, and plant life. One such example is the nuclear accident in Chernobyl Nuclear Power Plant, Ukraine on April 1986. 100s of people, including firefighters and first responders, during the accident, and later 1000s of people around Chernobyl, were found to have been exposed to high doses of gamma radiation, originating from the decay of radioactive isotopes of uranium or plutonium, with many suffering health-related issues.

On the other hand, non-ionizing radiation doesn't have enough energy to knock off the electron but can cause them to vibrate and generate heat. A typical example of non-ionizing radiation is that of microwaves used for heating our food. Fig. 1.13 shows the electromagnetic spectrum, categorized as ionizing and non-ionizing radiation. X-rays and gamma rays, which have very high energy (small wavelength), are classified as ionizing radiation. Visible light,




Figure 1.13. A schematic of the regions of the electromagnetic spectrum, categorized as ionizing and non-ionizing radiation.

microwaves, infrared, etc. are on the left part of the spectrum and classified as non-ionizing radiation. In this thesis, the impact of ionizing radiation on power devices will be analyzed.

## 1.5.2 Ionizing Radiation Sources

Broadly speaking, the ionizing radiation sources can be classified as: extra-terrestrial and terrestrial. Let us discuss these radiation sources briefly.

(a) **Extra-terrestrial sources**: These sources can be assigned as either cosmic rays or solar flares. Cosmic rays originate from sources beyond our solar system and can have energies exceeding  $10^{20}$ eV. A majority of these cosmic rays, about  $5/6^{\text{th}}$  of them consists

of protons, while  $1/6^{\text{th}}$  of them consist of  $\alpha$  particles and about 1% consists of heavy ions. The earth's magnetosphere, which extends thousands of miles into space depending on the earth's internal magnetic field, solar wind, and the magnetic field of other planets, trap a significant portion of these particles by magnetic and electric forces, which are much stronger than gravitational forces. This forms the inner (radius: 1200-6500 km) and the outer (radius: 13000-40000 km) Van Allen radiation belts. The inner belt contains high-energy electrons (a few MeV) and protons (~600 MeV), while the outer belt contains relatively low-energy electrons and protons (0.1 to 5 MeV) [78]. The portion of the cosmic rays that the magnetosphere cannot capture may reach the earth's crust and cause damages. Solar flares




Figure 1.14. An Artist's rendition of Earth's magnetosphere. Image Source: [79]

originate from the Sun due to its composition and complicated rotation. Sun is a sphere of hot plasma comprising of very highly charged particles resulting from continuous nuclear fission. The magnetic field lines of the Sun periodically stretch out rather than looping back, resulting in a burst of plasma known as the 'solar flares', which sometimes cause geomagnetic storms. Solar flares follow roughly an 11-year cycle [80]. Most of the particles (>90%) generated during solar flares are protons (up to 500 MeV) [81]. A significant portion of the particles due to solar flares are captured by the Van Allen radiation belts. Fig. 1.14, shows a representation of solar flares interacting with earth's magnetosphere.

(b) **Terrestrial sources**: The terrestrial sources can be further classified as cosmic ray neutrons and alpha particles from packaging materials. Despite the presence of Van Allen radiation belts, a large portion of the cosmic rays enters the earth's atmosphere, although less than 1% reaches sea level. Upon entering the earth's atmosphere, the cosmic rays (most of which are protons) are converted into secondary particles like neutrons, muons, pions, etc. [82]. While muons are pions doesn't cause much damage, some high-energy neutrons can knock off atoms from the lattice of matter, causing permanent damage. The neutrons can also react with Boron, forming an alpha particle accompanied by gamma rays.

Another terrestrial ionizing radiation source is the radioactivity of elements present in materials used for packaging. The radioactive atoms are unstable because of excess neutron or proton, resulting in radioactive decay. The decay continues in steps until the nuclear forces are balanced. This results in the emission of either neutron or proton particles or even alpha, beta, or gamma rays. Such radiation caused soft errors in DRAM chips in the 1970s by discharging some of the capacitors used to store data bits [83], [84].

#### **1.5.3** Impact of Radiation on Transistors

Although radiation can have many different effects on the transistors [85]–[89], only Total Ionizing Dose or TID is studied in this thesis. A device may be exposed to radiation for a prolonged time. The cumulative effects of such exposure may lead to parametric degradation and possible functional differences in transistors. This phenomenon is referred to as the TID [90].

In TID, the most sensitive part of a transistor is the oxide. When a high energy radiation hits the device, electron-hole pairs are generated. A portion of the generated electron and holes quickly recombined. The remaining electrons are promptly swept out, whereas the holes surviving the recombination are left in the oxide. This is because the velocity of electrons in the oxide is orders of magnitude higher than the holes. As holes start hopping towards the Si/SiO<sub>2</sub> interface due to the electric field,  $H^+$  is generated, which can travel to the interface and create  $N_{it}$ . Some of the holes also get trapped in the oxide, and generating oxide defects  $(N_{ot})$ . This process is schematically represented in Fig 1.15 [91]. While  $N_{it}$ will lead to mobility degradation and low on-current,  $N_{ot}$  will mostly contribute towards threshold voltage shifts. The positive charge of the holes, will reduce the threshold voltage.




Figure 1.15. Mechanism of Total Ionizing Dose (TID) in a transistor with a thick oxide. The schematic is replotted from [91]

The relationship is given by [92]:

$$\Delta V_{th} = -\frac{Q_i}{C_{ox}} - \frac{1}{\epsilon_{ox}} \int_0^{x_0} x \cdot \rho_{ox}(x) dx \tag{1.5}$$

where  $Q_i$  is the interface charge,  $\rho_{ox}$  is the oxide charge density,  $x_0$  is the oxide thickness. For thick oxide, such the ones in power transistors, the shift in threshold voltage, can be approximated as:

$$\Delta V_{th} \propto x_0^2 \tag{1.6}$$

Eq. 1.6 suggests that the effect of TID will be insignificant for modern logic transistors, where the oxide thickness is reduced to a couple of nanometers. However, TID will play a major role in the performance of power devices with thick oxides if they are exposed to radiation. The effects of TID will be studied in detail.

## 1.6 Reliability Concerns of a Power Electronic System

A schematic of a power electronics system is shown in Fig. 1.16. It usually comprises of power transistors, logic ICs, capacitors, inductors, diodes, resistors, etc., enclosed in a suitable package. The package provides mechanical integrity to the system, while also providing interconnection between components, means of heat removal, and protection from chemical (water, ions, etc.) and physical (e.g., ionization) measures during handling and operation.




Figure 1.16. Schematic of a general power electronic system.

As described in the previous sections, the power and logic transistors in the power electronics system undergo electrical degradation due to applied bias and radiation. In addition, the inductor, capacitor, and diode may experience several reliability issues depending on the operations and environmental factors. A few reliability issues are discussed here: (a). Inductors: Depending on the structure, inductors can be categorized as Common Mode Choke Coil (CMCC) and Surface Mount Power Choke Coil. While CMCC is used for noise reduction in power lines, surface mount inductors are used in power conversion circuits (e.g. Boost converter). Some of the common failure modes of such inductors are due to mechanical stress, vibration, excessive electric current during operation, damage of insulation coating, etc, leading to parametric degradation. Surface oxidation and rusting may also occur, which cause a drastic change in the magnetic properties of the core.

(b). **Capacitors**: One of the most common failure modes in a capacitor is that of dielectric breakdown. The dielectric materials can become brittle with the operation, leading to eventual failure. High voltage transients and high local temperatures can accelerate this process. High local temperatures can also lead to an 'open' condition, where the ends are not connected. In addition, electrical and environmental factors can 'short' conditions, by external bridging, delamination of adjacent layers, cracking, etc.

(c). **Diodes**: Like capacitors, although diodes can fail by short and open circuit conditions, failure by a short circuit is most common in power applications. A repeated operation can lead to an increase in resistance of the semiconductor, and it can further lead to a change in breakdown voltage, reverse leakage current, forward bias voltage, etc. In addition, environmental factors can also lead to several reliability issues.

We acknowledge that several modes of degradation (electrical, mechanical, and environmental) can affect the performance of a power electronics system. In this thesis, however, we will be focusing on the electrical (HCD) and radiation (TID) reliability of power transistors only. Incorporating the electro-thermal reliability in designing the SOA of power transistors and then coupling it with radiation reliability, is the first step towards the broad objective of developing a general, all-inclusive reliability framework for all components in a power electronics system.

## 1.7 Thesis Organization

This thesis is organized as follows:

In Chapter 2, we propose an analytical SOA that can predict the performance of wide bandgap semiconductors before actual device fabrication by considering all the major shortcomings of the existing performance metrics in the literature.

In Chapter 3, we analyze the electrothermal reliability of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors. We test the performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors in power electronic circuits in order to establish a comprehensive device-circuit model to test the predictions by the SOA further.

In Chapter 4, we put a traditional power transistor, an LDMOS, into the test. With combined experiments and analytical modeling, we establish the fact that the HCD is universal, be it a power transistor or a classical transistor.

In Chapter 5, we dive deeper into the HCD of LDMOS using numerical simulations. Using TCAD, we predict the HCD degradation for a variety of LDMOS structures and delineate the limitations of the TCAD models.


In Chapter 6, we investigate the impact of radiation on LDMOS devices. We study the correlation among the generation of trapped holes, interface defects, due to radiation and that of HCD.

Finally, Chapter 7 summarizes the thesis and discusses future work.

# 2. SAFE OPERATING AREA OF WIDE BANDGAP SEMICONDUCTORS

# 2.1 Introduction

In order to holistically analyze the reliability of power electronics, we need to define a metric, which can encompass all sources of variations. Therefore, in this chapter<sup>1</sup> we define a Safe Operating Area (SOA) for power transistors. An experimentally measured SOA diagram of a packaged and fully processed device ultimately defines the potential and guides the development of power electronics devices. The SOA of a MOSFET refers to voltage and current limits within which the device can be safely operated. Fig. 2.1 shows the




**Figure 2.1.** A typical Safe Operating Area (SOA) plot for a MOSFET in (a) linear scale, and (a) logarithmic scale.

output characteristics of a typical MOSFET. The important parameters of a MOSFET (onresistance  $(R_{on})$ , breakdown voltage  $(V_{bd})$ , maximum current  $(I_{max})$ , and maximum power  $(P_{max})$ ), can be easily calculated from the output characteristics. While the slope gives the  $R_{on}$ , the  $I_{max}$  can be determined easily at a given  $V_{GS}$ . The  $P_{max}$  can be obtained by setting a limit to the junction temperature. The  $V_{bd}$  can be easily obtained by applying high  $V_{DS}$  at zero  $V_{GS}$ . There parameters can be plotted in logarithmic scale to obtain the well-

 $<sup>^{1}</sup>$  Most of the content of this chapter is based on Ref. [93]

recognized SOA, usually provided in commercial device datasheets. The SOA deviates from its ideal form due to its thermal and reliability constraints. In addition, several factors must be considered in order to construct a realistic SOA, such as ambient temperature  $(T_{amb})$ , switching frequency (f), duty cycle (D), thermal resistance  $(\theta_{th})$ , etc. For example, operating at a higher ambient temperature leads to a lower  $I_{max}$ , a lower  $P_{max}$  in which a device can operate, and reduces the  $V_{bd}$  limits, thus leading to a decrease in the SOA. In addition, one must also carefully consider the temperature-related boundary conditions. For example, it may take several seconds while attaining a steady-state between the device junction and the package, and several minutes to achieve a steady-state between the device junction and the ambient. However, the power devices are sometimes used in applications where the applied pulses are in microsecond or millisecond regimes. Therefore, one must consider a transient thermal impedance instead of a steady-state thermal impedance to achieve a reliable SOA.


Despite its importance, it is difficult to reliably calculate the extrinsic SOA of emerging WBG semiconductors because of: (a) immature process technology, (b) unknown material parameters, and (b) lack of fully packaged devices. Therefore, in practice, several simple, easy-to-calculate, material-specific FOMs are used to define and compare the device potential of emerging technologies. For example, Baliga FOM (BFOM) [41] establishes a trade-off between  $V_{bd}$  and specific on-resistance  $(R_{on,sp})$ , provided that self-heating is non-existent. Other popular FOMs defined by Keyes [94], Johnson [95], Huang [96], Shenai [97], etc., variously emphasize self-heating, chip-area, operating frequency, charging time, etc., all in an effort to estimate the quantities of interest. Unfortunately, it is well known that these traditional FOMs often lead to confusing and inconsistent results regarding the performance potential of various emerging technologies [97]. These FOMs have been criticized for being no more than a "marketing tool" [97], leading to the random ordering of different materials depending on the choice of FOM, as shown in Fig. 2.2. For example, BFOM suggests  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> to be a promising material for power electronics with an excellent V<sub>bd</sub> to R<sub>on,sp</sub> ratio [54], [98]. Yet, self-consistent simulations find the potential of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> to be compromised by self-heating associated with its poor thermal conductivity ( $\lambda$ ) [16], [99], [100]. There is a rise in temperature due to self-heating, with increasing power in a device. The self-heating of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors depends on the substrate it is fabricated on (Fig. 2.3), yet the traditional



**Figure 2.2.** Radar Chart showing FOM values of different FOMs: Johnson FOM (JFOM), BFOM, Huang's Chip Area FOM (HCAFOM), Keyes FOM (KFOM) and Huang's Thermal FOM (HTFOM). The FOMs values are scaled to that of silicon. A constant factor scaling of KFOM and HTFOM allows a balanced display of various FOMs.

FOMs do not explicitly account for transistor substrates! Self-heating in LDMOS and GaN devices associated with relatively thick substrates is also evident. Therefore, in practice, technology development generally reverts to detailed and time-consuming material-device-circuit-system simulations or empirically measured parameters based on early-stage products to assess performance [100]–[103]. While resorting to this kind of end-to-end analysis is essential for device optimization, the approach might limit the ability to make the right decisions at an early stage of technology development, especially when the transport and thermal models of newly emerging wide bandgap (WBG) semiconductors, available in TCAD tools, are yet to be vetted against high temperature and high voltage data.

In this chapter, we show that recent progress in analytical modeling of the electro-thermal transient response of transistors with multi-layer substrates [18], [104], [105] as well as the development of generalized multi-hotspot reliability theories of power transistors [3], [93], [106], [107] allows us to construct an intrinsic SOA (*i*-SOA) that balances the multi-dimensional



**Figure 2.3.** Self-heating of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors, depending on the substrate. Data from a GaN transistor and a silicon-based LDMOS is also plotted for reference.

trade-off among  $V_{bd}$ ,  $R_{on,sp}$ , f, substrate-aware self-heating, and reliability. For calculation of *i*-SOA, it is assumed that the material is perfect (i.e., no defects like threading dislocation are present) and that packaging thermal resistance is negligible. Although the *i*-SOA obtained is not a substitute for industry-relevant SOA based on end-to-end modeling and careful qualification of packaged devices, it can be used to guard-band vast amount of experimental data reported in the recent literature and to assess the technology potential of WBG semiconductors at the early stage of development and identify the probable bottlenecks.

The chapter is arranged as follows. In section. 2.2, we derive the limits of *i*-SOA analytically. We rederive the trade-off between  $R_{on,sp}$  and  $V_{bd}$  by including the effect of self-heating and explore its implications. We also derive the expressions for  $I_{max}$  and  $P_{max}$ . We evaluate the maximum current for WBG semiconductors based on intrinsic material properties. In Sec. 2.3, we obtain the substrate-aware *i*-SOA for different WBG semiconductors and systematically compare them with corresponding experimental data. Finally, Sec. 2.4 highlights the importance of self-consistent inclusion of transistor degradation, and we calculate the reliability-aware *i*-SOA. We conclude the chapter by discussing the implications of the reliability-aware *i*-SOA for different WBG materials in Sec. 2.5.

## 2.2 Limits of 'Intrinsic' Safe Operating Area

## 2.2.1 Generalized On-Resistance

Initially proposed by Adler and Westbrook [108], the power electronics FOMs have traditionally focused on reducing  $R_{on,sp}$ , for a given  $V_{bd}$ . BFOM established a closed-form analytical formula relating  $R_{on}$  and  $V_{bd}$ . However, it needs to be generalized in order to include non-ideal effects, which become prominent during device operation. The next subsection will derive a generalized formula relating  $R_{on}$  and  $V_{bd}$ . Assuming a unipolar vertical power device with a drift region of width W, and doping  $N_D$ , the  $R_{on,sp}$  is given as [41]:

$$R_{on,sp} = \frac{W}{q\mu_n N_D} \tag{2.1}$$

Assuming that the Poisson's equation leads to a triangular electric field distribution in the drift region, we can write:

$$V_{bd} = \frac{E_C W}{2} \tag{2.2}$$

From [41], for uniformly doped drift regions, the smallest on-resistance can be achieved when drift region depletion layer punch-through occurs simultaneously with avalanche breakdown, i.e.,

$$W = \sqrt{\frac{2\varepsilon V_{bd}}{qN_D}} \tag{2.3}$$

Using Eqns. 2.1, 2.2 and 2.3, BFOM for a vertical device is given by [41]:

$$BFOM = \frac{V_{bd}^2}{R_{on,sp}} = \frac{\varepsilon \mu_n E_C^3}{4}$$
(2.4)

For a lateral device, for example, the LDMOS, the breakdown voltage is given as:

$$V_{bd} \sim E_C L \tag{2.5}$$

where L is the lateral length of the drift region. The  $R_{on,sp}$  for the LDMOS is given as:

$$R_{on,sp} = \left(\frac{\rho L}{WT}\right) WL = \frac{L^2}{q\mu_n N_D T}$$
(2.6)

where  $\rho$  is the resistivity, T is the lateral thickness, and  $N_D$  is doping of the drift region of LDMOS, and W is the width of the LDMOS. Therefore, BFOM for lateral devices can be written as [109]:

$$BFOM_{\text{lateral}} = \frac{V_{bd}^2}{R_{on,sp}} = V_{bd}^2 \left(\frac{q\mu_n N_D T}{L^2}\right) = \varepsilon \mu_n E_C^3$$
(2.7)

From Eqs. 2.4 and 2.7, it is evident that BFOM expression for vertical and lateral devices are very similar. So, the generalized version of  $R_{on,sp}$ , that will be derived here will be appliable for both vertical and lateral power transistors. The approach is to take all the individual terms in Eq. 2.4 and include the non-idealities of device operation before putting them back together.

The electron mobility,  $\mu_n$ , in Eq. 2.4 depends on temperature and doping. This dependence not only stems from the ambient temperature but from self-heating associated with the operating conditions. The generalized expression is given by [110]:

$$\mu_n(T_{on}) = \frac{\mu_0}{1 + \left(\frac{N_D \xi(T_{on})}{N_{\text{ref}}}\right)^\beta} \left(\frac{T_{on}}{300}\right)^{-\gamma}$$
(2.8)

where  $T_{on}$  is the temperature at on-state,  $N_{ref}$  is the reference doping concentration of the material,  $\mu_0$  is the intrinsic mobility at T=300 K,  $\beta, \gamma > 0$  are empirical exponents and  $\xi(T_{on})$  is the ionization ratio of the dopants, calculated from the occupation probability function as (assuming n-type doping):

$$\xi(T_{on}) = \frac{-1 + \sqrt{1 + 4g_D \frac{N_D}{N_C} \exp\left(\frac{\Delta E_D}{kT_{on}}\right)}}{2g_D \frac{N_D}{N_C} \exp\left(\frac{\Delta E_D}{kT_{on}}\right)}$$
(2.9)

Here,  $\Delta E_D$  is doping activation energy,  $g_D$  is the degeneracy factor,  $N_C$  is effective density of state in the conduction band. The optimum doping concentration,  $N_D$  and  $V_{bd}$  are determined at off-state, at the temperature  $T_{off}$ , so that,

$$N_D \xi \left( T_{off} \right) = \frac{\varepsilon E_C^2}{2q V_{bd}} \tag{2.10}$$

where the critical electric field, given by the empirical relation,  $E_C = E_{C0}(1 + \beta^* T_{off})$ , increases with the temperature. The coefficient  $\beta^*$  accounts for the decreased impact ionization rate at higher temperatures. Finally, the on-resistance at a temperature  $T_{on}$ , is given by:

$$R_{on,sp}(T_{on}) = \frac{L_D}{q\mu_n(T_{on}) N_D \xi(T_{on})}$$
(2.11)

Putting everything together we get:

$$R_{on,sp}(T_{on}) = \frac{4V_{bd}^2}{\varepsilon\mu_0 E_C^3} \left[ 1 + \left(\frac{N_D\xi(T_{on})}{N_{ref}}\right)^\beta \right] \left(\frac{T_{on}}{300}\right)^\gamma \frac{\xi(T_{off})}{\xi(T_{on})}$$
(2.12)

This is the generalized expression for  $R_{on,sp}$ . We will see below that Eq. 2.12 establishes a novel and essential temperature-dependent generalization of  $R_{on,sp}$ , and thus Eq. 2.4. The material parameters and device dimensions used in the calculations can be found in Appendix. A. Unlike the traditional FOMs,  $R_{on,sp}(T_{on})$  in Eq. 2.12 analytically accounts for excess self-heating through its impact on mobility, dopant ionization ratio, and impact ionization rate. Previously, one needed to solve multiple equations numerically to include these effects [111]. The idealized bulk parameters in Eq. 2.12 are easily obtained from online databases (e.g., Ioffe Institute's semiconductor repository [112], first principle calculation [113]–[115], bulk measurements [16], [116], [117], and TCAD simulations [100], [118]–[120].

# Counter-balancing the roles of self-heating in $R_{on,sp}$ and $V_{bd}$

For typical switching speeds (f > 1 kHz),  $T_{on} \sim T_{off}$  because the thermal time constant of the whole system is large enough to avoid significant cooling during the on-to-off transition. For fully ionized materials with  $\Delta E_D \sim kT_A$ , Eq. 2.12 predicts  $\xi(T_{off})/\xi(T_{on}) \sim 1$ , so that self-heating increases  $R_{on,sp}(T_{on})$  through mobility degradation. However, for materials (e.g. Diamond) with deep dopants (i.e., $\Delta E_D \gg kT_A$ ), the self-heating ionizes more dopants, so that  $\xi(T_{off}) > \xi(T_{on})$ . By Eq. 2.7,  $R_{on,sp}(T_{on})$  is determined by the balance between reduced mobility and increased doping. Similarly, the self-heating-supported reduction of impact ionization rate, increases the critical field and  $V_{bd}$ .

Fig. 2.4(a) shows that self-heating reduces the performance potential of Si because of mobility degradation. Remarkably, this is not the case for Diamond, as shown in Fig. 2.4(b). When the power dissipation (P) increases from 0 kW/mm<sup>2</sup> (T = 300 K) to 8 kW/mm<sup>2</sup> (T ~ 525 K), the increased ionization overcomes mobility degradation, leading to improved  $R_{on,sp}$  [111]. Diamond benefits from self-heating because of its higher ionization energy




Figure 2.4. (a) While Eq. 2.4 is constant w.r.t. power,  $R_{on,sp}(T_{on})$  (for different power, P) varies depending on the degree of self-heating. As input power increases in a silicon device, self-heating increases as reflected in the curved contour in  $R_{on,sp}(T_{on})$ . The blue arrows indicate the direction of increasing values (b)  $R_{on,sp}(T_{on})$  vs.  $V_{bd}$  for Diamond. The solid lines show  $R_{on,sp}(T_{on})$  [Eq. 2.12] for different applied power. BFOM for Diamond is given as the black dotted line. At T=300 K and 523 K, Eq. 2.12 matches the numerical results from [111], shown as dashed-dotted lines. The black arrow shows the turn-around for Diamond. Data from [121] and [122] are plotted as well for reference.

which is otherwise determined by its larger bandgap and its lower dielectric constant (e.g., Boron is an acceptor level with  $E_A = 0.37$  eV [123]). The increasing conductivity with *P* reduces  $R_{on,sp}(T_{on})$ . Note that Ref. [111] reaches similar conclusions through numerical simulations at increased ambient temperature; however, our work emphasizes the role of self-heating in achieving similar performance gain even at typical ambient temperature. However, increasing *P* beyond a critical value may lead to a reduction in  $R_{on,sp}(T_{on})$  because of increased mobility degradation that eventually counterbalances the beneficial effects of self-heating (and reduces the gap between the experimental data shown by symbols and the corresponding performance limit). In short, Fig. 2.4 demonstrates the counterintuitive role of operating conditions in shaping the ultimate performance of power devices and the ability of  $R_{on,sp}(T_{on})$  to capture the trend. Finally, Fig. 2.5 compares BFOM\*(modified BFOM including self-heating, incomplete ionization, temperature and doping dependence of mobility.) for different materials at different power density. Eq. 2.12 predicts that standalone  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is neither as good as predicted by BFOM, nor as bad as predicted by KFOM. Ad-





Figure 2.5. BFOM<sup>\*</sup> calculated for different WBG materials at different power density.

ditionally, SiC and GaN have comparable performance. For the given  $R_{on,sp}(T_{on})$ , material performance degrades due to higher self-heating, except Diamond, which benefits from high self-heating. It is to be noted that Fig. 2.5 is calculated to show relative performance of different materials at different power density. In practice, some of the power densities may not be achievable, due to severe self-heating.

# Substrate-Aware $R_{on,sp}$

According to Eq. 2.12, the performance of materials such as  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, with high  $E_C$ , but with low thermal conductivity, may suffer due to self-heating. Therefore, an ultra-thin layer of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> must be placed on top of a high thermal conductivity substrate (e.g., sapphire [16], Diamond [124], AlN [125]) for efficient heat spreading. While a lot of improvements are



**Figure 2.6.**  $R_{on,sp}(T_{on})$  (Eq. 2.12) predicted for bilayer GaN and  $\beta$ - $Ga_2O_3$  structures at P = 1 kW/mm<sup>2</sup> in comparison to the experimental data on bilayer structures. As an example, (a) GaN-on-Silicon [Data taken from [126]] and (b)  $\beta$ - $Ga_2O_3$ -on- $\beta$ - $Ga_2O_3$  device have been shown here. Data taken from [127].

required in the fabrication techniques of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs to emerge as the high performing power electronics substrate as originally promised, bilayer  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices should be compared against  $R_{on,sp}(T_{on})$  expression (Eq. 2.12) to achieve realistic performance prediction of the technology.  $\theta_{th}$  of the bilayer structures can be estimated using the simple formula provided in Appendix B, of this thesis. Fig. 2.6 shows the comparison between the experimental data of a GaN-on-Si device [126] and a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-on- $\beta$ -Ga<sub>2</sub>O<sub>3</sub> device [127]. In both cases, the generalized  $R_{on,sp}$  (Eq. 2.12) anticipates the experimental trends better than BFOM and suggests that the devices may already be performing close to their intrinsic limits, further indicating that BFOM represents an overly optimistic metric for nontraditional WBG materials.

In practice, the rise of the junction temperature is limited by packaging and other considerations, suggesting an upper limit of power  $(P_{max})$  and current  $(I_{max})$  that can be sustained by a technology. We will discuss this limiting current performance in the next section.

# 2.2.2 Generalized I<sub>max</sub>

Since the device mobility degrades with increasing temperature, the device junction temperature is required to be well below the maximum junction temperature  $(T_{j,max})$  to maintain proper functionality. For a given  $\theta_{th}$ , the maximum allowable power,  $P_{max} (P_{max} = \Delta T_{max}/\theta_{th})$ , can be used to determine the maximum allowable current,  $I_{max} (P_{max} = I_{max}^2 \times R_{on})$ .

Using some simple substitutions and using Eq. 2.12, we can write the maximum allowable current as:

$$\frac{I_{max}}{W} \propto \sqrt{\frac{\varepsilon \mu_n E_C \lambda_{sub} S \Delta T_{max}}{\frac{\xi (T_{off})}{\xi (T_{on})} \left(\frac{T_{on}}{300}\right)^{\gamma}}}$$
(2.13)

where W is the width of the device,  $\lambda_{sub}$  is the thermal conductivity of the substrate, and S is the shape factor [131], which is the technology, geometry, and material-dependent non-ideal factor. The generalization of  $I_{max}$  (Eq. 2.13) provides a limit that explicitly accounts for the first time, the effect of temperature-dependent mobility, shape factor, and incomplete ionization. As shown in Fig 2.7, the generalization of  $I_{max}$  can predict the current values in experiments [128]–[130].

# **2.2.3** Generalized $P_{max}$

The substrate- and self-heating -aware expressions obtained in the previous sections can now be used for obtaining the i-SOA of a power device. Since frequency dependence is an




Figure 2.7. Comparison of maximum current predicted by Eq. 2.13 with that of experimental data from Refs. [128]–[130].

essential consideration for power transistors, the effect of transient thermal resistance (Z) needs to be considered. At  $T_{amb}$ = 300 K, by setting  $T_{j,max}$ = 450 K,  $P_{max}$  can be determined using the following relation:

$$P_{max} = \frac{T_{j,max} - T_{amb}}{\theta_{th} \times Z_m \left(t_{on}\right)} = I_D \times V_D \tag{2.14}$$

where  $Z_m(t_{on}) < 1$ , is the normalized transient thermal impedance,  $t_{on}$  is the pulse duration  $(t_{on}=D \zeta)$ , where  $\zeta$  is the period, and D is the duty cycle). It is extremely important to calculate the transient thermal response of the chip accurately to determine the *i*-SOA. The junction temperature can be approximated by the superposition of the heating and cooling responses of the chip. For a train of repetitive pulses, the power pulses can be averaged,

and the temperature calculated at the end of *n*th or (n+1)th pulse after the average power pulse. The expression is given by [74]:

$$Z_1 = D + (1 - D)Z_0(DT) (2.15)$$

where D is the duty cycle,  $Z_0$  is the transient thermal impedance measured experimentally. For a single pulse,  $Z_0(t_{on}) = 1 - e^{-\frac{t_{on}}{\tau_{th}}}$ , with  $\tau_{th}(\equiv \theta_{th} \times C_{th})$  and T is the period. Another approach is to calculate the temperature at the end of the average power pulse (before steadystate conditions), where the average power is modified by a transient thermal resistance factor, given as [74]:

$$Z_2 = D + (1 - D)Z_0(D + 1)T + Z_0(DT) - Z_0T$$
(2.16)

While both Eqs. 2.15 and 2.16 provide a reasonable estimation of transient thermal response, they were derived using the superposition principle, since it defies a solution otherwise. Here, we will derive a closed-form analytical relation to obtain the transient thermal response of a packaged chip and compare it with those obtained using the superposition principle. We know from [104] that,

$$T_{j,max}^{pk} - T_{amb} = \Delta T_L^{pk} \tag{2.17}$$

and

$$P_{pk} = P_{max} \tag{2.18}$$

Also,

$$\Delta T_L^{pk} = P_{avg}\theta_{th} + H\left(P^{pk} - P_{avg}\right) = P^{pk}\theta_{th}\left[D + (1-D)H_0\right]$$
(2.19)

Therefore, we can write:

$$Z = \frac{\Delta T_L^{pk}}{\theta_{th} P_{\text{max}}} = \frac{\Delta T_L^{pk}}{\theta_{th} P^{pk}} = D + (1 - D)H_0$$
(2.20)

where  $H_0 = \left(1 - e^{\left(-\frac{D\zeta}{\tau_{th}}\right)}\right) \left(\frac{1 - e^{\left(-\frac{(1-D)\zeta}{\tau_{th}}\right)}}{1 - e^{\left(-\frac{\xi}{\tau_{th}}\right)}}\right) = CZ_0$ . For a single-time-constant system,  $H_0$  in [104] is exact, a correction term, C, is needed, i.e.,

$$C = \frac{H_0}{Z_0(t)} = \frac{1 - e^{\left(-\frac{(1-D)\zeta}{\tau_{th}}\right)}}{1 - e^{\left(-\frac{\zeta}{\tau_{th}}\right)}}$$
(2.21)

From [105], for a packaged device, if  $\tau_{th,1} \gg \tau_{th,2} \gg ... \tau_{th,n}$ ,  $\Delta T$  of successive stages can be added, so that  $\Delta T(t) = \sum_{i} \Delta T_i \left(1 - \exp\left(-\frac{t}{\tau_{th,i}}\right)\right)$ . Now dividing both sides with the dissipated power, P, we get:

$$\frac{\Delta T(t)}{P} = \sum_{i} \frac{\Delta T_{i}}{P} Z_{0,i}\left(t_{on}\right) \Rightarrow Z_{0}\left(t_{on}\right) = \sum_{i} \frac{\theta_{th,i}}{\theta_{th,tot}} Z_{0,i}\left(t_{on}\right)$$
(2.22)

where  $Z_0(t_{on})$  is the average of all individual stage  $Z_{0,i}(t_{on})$ , and  $\theta_{th,tot}$  is the summation of all  $\theta_{th}$  of the packaged chip.

Therefore, a multi-stage transient thermal resistance (Eq. 2.22) including the correction factor  $C(D, \zeta)$  (Eq. 2.21) and duty cycle D (Eq. 2.20) can be expressed as:

$$Z_{m}(t_{on}) = D + (1 - D) \sum_{i} \frac{\theta_{th,i}}{\theta_{th,tot}} C_{i}(D,\zeta) Z_{0,i}(t_{on}).$$
(2.23)

Eq. 2.23 is the first closed-form analytical expression for arbitrary complex package structure subjected to pulses of arbitrary duty cycle that considerably simplifies the calculation of *i*-SOA. Fig. 2.8 shows the derived analytical closed-form solution of transient thermal response,  $Z_m$  (Eq. 2.23) matches the responses predicted by  $Z_1$  (Eq. 2.15) and  $Z_2$  (Eq. 2.16) very well.

## 2.3 Calculating the *i*-SOA

In Eq. 2.23, index *i* stands for a certain stage of RC circuit (i = 1 is the chip itself),  $Z_0$  is the transient thermal impedance for a single pulse expressed as  $[1 - e^{\frac{-t_{on}}{\tau_{th}}}]$ , where  $\tau_{th}$  can




Figure 2.8. Comparison of expressions for transient thermal responses of a packaged chip derived using superposition principle ( $Z_1$ (Eq. 2.15) and  $Z_2$ (Eq. 2.16)) and the closed form analytical solution derived in this chapter ( $Z_m$  (Eq. 2.23). For the comparison, the thermal time constant,  $\tau$  ( $\tau_{th}$ ) was taken as 0.0005, which is a typical value for microchips. Although the curves are obtained for three values of duty cycles (D = 0.1, 0.3 and 0.6), matching of  $Z_3$  with  $Z_1$  and  $Z_2$  has been confirmed at other values of duty cycles and thermal time constants as well.

be calculated by the parameters given in Appendix A. Knowing  $Z_m(t_{on})$ , the current limit can be found from the following expression:

$$I_{\max} = \sqrt{\frac{T_{j,\max} - T_{amb}}{\theta_{th} Z_m \left( t_{on} \right) \times R_{on}}}$$
(2.24)

Using the derived equations (Eqs. 2.12, 2.14, 2.24), the *i*-SOA for different bulk WBG materials (Fig. 2.9) and bilayer structure (Fig. 2.10,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> as an example) can be calculated analytically by assuming  $t_{on}=10$  ms and D=0.5 for a standalone device (i = 1).

Using the same procedure, the performance and i-SOA of other device systems (e.g., GaNon-Si, GaN-on-SiC, etc.) can be easily evaluated. In Fig. 2.9 some of the materials (except





Figure 2.9. *i*-SOA predicted for various bulk WBG materials

GaN and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) show a similar DC and AC response because of a low time constant. It is evident that device self-heating plays an important role in determining performance. Because of larger  $\theta_{th}$ ,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> gains more *i*-SOA in AC operations, compared to DC condition. We reach similar conclusions for other WBG materials as well. In Fig. 2.10 materials with larger  $\lambda_{sub}$  have larger *i*-SOA, as expected. Thus, the *i*-SOA obtained here gives a holistic device-circuit-system perspective of WBG semiconductor performance.

## 2.4 Reliability-Aware *i*-SOA

Several previous works emphasize the importance of defining a reliability-aware generalization of the SOA [132], [133]. The reliability-aware SOA is defined in various ways, viz., voltage-dependent HCD stress SOA [134], thermal SOA [135], catastrophic failure SOA [136], etc. Although achievable for extensively studied devices (such as silicon LDMOS), these SOAs are difficult to be determined for emerging WBG materials. Therefore, we propose a reliability-aware *i*-SOA that can be analytically obtained for a very well-researched



**Figure 2.10.** *i*-SOA predicted for bilayer substrates.  $\beta$ - $Ga_2O_3$  on various substrates (native  $\beta$ - $Ga_2O_3$ , Sapphire, SiC, Diamond) are shown here as an example.

device like silicon LDMOS and state-of-the-art emerging WBG material-based devices like Diamond and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>.

We note that  $R_{on,sp}$  degrades over stress time (t) as bulk and interface traps are generated during device operation. These traps scatter electrons and reduce mobility. The exact form of the mobility degradation depends on specific material; however, it can be simply expressed in the phenomenological Sun-Plummer form [137]:

$$\mu_n(T_{on}, t) = \frac{\mu_n(T_{on}, t=0)}{1 + \alpha \Delta N_{it}(t)}$$
(2.25)

and time evolution of  $\Delta N_{it}(t) \sim f(t/\tau)$  depends on the voltage- and temperature-dependent scaling factor,  $\tau$  [2]. The precise functional form (e.g., power-law, exponential, sigmoid, etc.) of  $N_{it}$  generation depends on the material of choice. The reliability factor appears as a multiplicative derating factor [138]–[140] in Eq. 2.12 for  $R_{on,sp}$ :

$$R_{on,sp}^*(T_{on},t) = R_{on,sp} \times T_f \times R_f(t)$$
(2.26)

$$T_f = \left[1 + \left(\frac{N_D \xi \left(T_{on}\right)}{N_{ref}}\right)^{\beta}\right] \left(\frac{T_{on}}{300}\right)^{\gamma} \frac{\xi \left(T_{off}\right)}{\xi \left(T_{on}\right)}$$
(2.27)

$$R_f(t) = (1 + \alpha \Delta N_{it}(t)) \tag{2.28}$$

The reliability of power transistors depends on various degradation mechanisms (e.g., HCD [107], BTI [141], the inverse piezoelectric effect [142], etc.) with temperature and voltagedependent degradation rates. The localized generation of  $N_{it}$  in a multi-hotspot power transistor is phenomenologically written as [106], [143]:

$$\Delta N_{it} = \frac{At^n}{1 + Bt^n} \tag{2.29}$$

where the coefficients A and B may have positive or negative temperature coefficients and power-law or exponential voltage acceleration factors.

For an illustrative example, the role of trap-induced degradation is analyzed with TCAD simulations on silicon LDMOS (Fig. 2.11 (a)) [144]. The LDMOS has been electrically stressed to analyze the Hot Carrier Degradation (HCD), as shown in Fig 2.11(b). In Si transistors, it is well known that  $\Delta N_{it}(t)$  reduces at higher temperature [140] (Figs. 2.11(c) and (d)) due to reduction of impact ionization rate due to increased phonon scattering. By including reliability aspects connected to  $\Delta N_{it}(t)$  in the  $R_{on,sp}$  expression, one can project device performance over the prolonged operation. This is shown in Fig. 2.11(e), where  $R^*_{on,sp}(T_{on},t)$  for silicon LDMOS is calculated with  $\Delta N_{it}(t)$  after certain stress time. As expected,  $R^*_{on,sp}(T_{on},t)$  increases due to stress but, at the same time, self-heating reduces  $\Delta N_{it}(t)$  (at a fixed stress time) in this case. This is shown by the dotted (solid) line that represents the impact of  $\Delta N_{it}(t)$  on  $R_{on,sp}(T_{on},t)$  without (with) thermal effects. The in-




Figure 2.11. (a) Schematic of the Si LDMOS used in the study. (b) TCAD calibration of the temperature dependent HCD characteristics of the LDMOS. (c) The 2D plots showing the Si/SiO<sub>2</sub> interface and trap generation in the interface, in a Si LDMOS. (d)  $\Delta N_{it}$  with increasing stress time at different temperatures. (e) Reliability-aware  $R_{on,sp}$  or  $R^*_{on,sp}$  predicted for silicon power devices (LDMOS) (f) Reliability-aware *i*-SOA predicted for LDMOS device at different interface trap concentrations.

creasing self-heating reduces HC-induced  $\Delta N_{it}(t)$ , with a small improvement in  $R_{on,sp}^*(T_{on},t)$ .  $I_{max}$  accounts for  $\Delta N_{it}(t)$  through  $R_{on,sp}(T_{on},t)$  and the newly calculated  $I_{max}$  can be used to obtain a Reliability-aware *i*-SOA (Fig. 2.11(f)). As the stress time increases,  $N_{it}(t)$  increases, thus decreasing the mobility (captured using Eq. 2.17), leading to increased  $R_{on,sp}$ , decreased  $I_{max}$ , and closure of *i*-SOA. Following similar approaches, *i*-SOA can be obtained for other WBG semiconductors as well, provided their stress-dependent  $N_{it}$  is known either by TCAD simulations or experiments.

## 2.5 Summary

In this chapter, we have presented an analytical model (Eqs. 2.15, 2.16, 2.24) to calculate the *i*-SOA for modern power electronic devices that accounts for the self-heating effect and trap-induced degradation and compared the results with a broad range of experimental data published in the recent literature related to emerging WBG materials, such as  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. We have demonstrated that starting with the generalization of BFOM, we can get the device *i*-SOA by carefully considering the self-heating effects through substrate-aware  $\theta_{th}$ , temperature-dependent mobility, incomplete ionization, and trap generation rate. To account for the substrate-aware SH, accurate modeling of  $\theta_{th}$  is essential, which has been achieved using robust but straightforward  $\theta_{th}$  formula (Appendix B). These generalizations allow calculating more realistic intrinsic device *i*-SOA, which was previously possible only through end-to-end modeling based on device-specific parameters and careful measurement of packaged devices. The key conclusions of this chapter are:

(a). The temperature- and reliability-aware *i*-SOA reveals that intrinsically Diamond is the best possible candidate at high temperature (here  $T_{j,max}$ = 450 K) among the WBG materials surveyed here. The *i*-SOA provides the new insight that Diamond would benefit from self-heating, and its performance would increase with increasing P, but only until all its dopants are fully ionized, after which the temperature-dependent mobility degradation dictates the performance limit.

(b). Similarly, from the perspective of *i*-SOA, GaN and SiC have comparable performance, with  $V_{bd}$  in the kV range. In practice, the material quality may further limit the empirical SOA for these materials.

(c). Moreover, with proper thermal management (high thermal conductivity substrates, cooling, etc.), *i*-SOA suggests that  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs may be able to deliver performance comparable to GaN and SiC.

(d). In practice, nonideal effects, such as threading dislocations, interfacial thermal resistance, the choice of substrate, etc. may make the extrinsic SOA somewhat (or substantially) different. One major factor, which is missing in our *i*-SOA is the cost of the devices. Historically, the cost has been the primary driver of the semiconductor market, and it will indisputably have a tremendous impact on the choice of wide bandgap semiconductors for power electronics in the near future. For example, in a SiC power device, 60% of the cost is that of the wafer itself. This is in sharp contrast to Silicon power devices, where the wafer cost has been less than 20% of the whole device since the early 1980s [97]. Thus along with performance and reliability, the price of the wafer will play a significant role.

Material	Available Wafer Size	Av. Cost $(Euro/cm^2)$
Bulk GaN	2", 3"	100
SiC	4", 6"	10
Sapphire	upto 8"	1
$\beta$ - $Ga_2O_3$	upto 4"	1
Silicon	Any	0.1

**Table 2.1.** Average cost of wafers. This data is replotted from [145] and [146]

As seen from table 2.1,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> has an incredible advantage in this aspect, compared to GaN or SiC. The development of melt-growth methods of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (Czochralski(CZ) [147]– [149], edge-defined film-fed growth (EFG) [150], floating zone (FZ) [151]–[153], and vertical Bridgman (VBN) [154]), have shown enormous potential in this facet, compared to SiC and GaN. The growth of single crystal, high-quality and large-size wafers, which is in line with the production technologies of Silicon and Sapphire, has been successfully achieved and continuously improved [155]. The doping of wafers has shown tremendous controllability. In addition, there has been significant progress made in thin-film growth techniques, such as MOCVD, MBE. CVD, etc. This is very important because epitaxial  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> has been extensively used for high-performance MOSFET and diodes. At the current pace, substantial progress in the wafer growth, and fabrication techniques, will be made in the near future, and the cost of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices will come down substantially. In the past few years, there has also been significant progress made in thermal management, which substantially improved the performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices. There is an excellent possibility that such advantages may outweigh the disadvantages of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. To consider cost appropriately along with i-SOA, we can introduce a metric such as i-SOA per unit price, which will be updated regularly, as the technology matures.

Regardless, based on application-specific requirements on power dissipation and reliability, the *i*-SOA provides a unifying conceptual framework to assess the early-stage experimental data and to define the accurate merits and fundamental bottlenecks of emerging WBG technologies for specific power electronics applications long before the devices are ready to be packaged and tested.

# 3. ELECTRO-THERMAL PERFORMANCE LIMIT OF $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FIELD EFFECT TRANSISTORS

## 3.1 Introduction

 $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is often mentioned as the low-cost and high-performance next-generation channel material for power transistors. This is because of its wide bandgap (~4.5 eV), which leads to an impressive breakdown voltage (~9 MV/cm), and the large-scale availability of native substrates. In the previous chapter, we have analytically demonstrated that despite the advantages, the self-heating limits the performance of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field effect transistors (FETs). In this chapter<sup>1</sup>, we will take a detailed look into  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors and holistically evaluate the performance from a device-circuit-system perspective using experiments and simulation, to test the predictions of *i*-SOA, while suggesting approaches to improve it.

In the early 2010s,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> received a tremendous attention from the power electronics community because it outperforms a GaN FET in Baliga's figure of merit (FOM) [41] by 400% and Huang's chip area manufacturing FOM [96] by 330%. A plot showing the characteristics of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and other materials for power electronics is shown in Fig. 3.1. The impressive experimental demonstrations include: a kV-class Schottky barrier diode [53], D-mode FETs with high breakdown [52], etc. It also has the potential for low power loss during high frequency switching in the GHz regime [101].

However, there is a persistent concern that the self-heating associated with the lowthermal conductivity  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (=10-25 W/mK) [54], as shown in Fig. 3.1, may compromise its electrical performance and prevent its widespread adoption. In fact,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is far inferior to GaN in terms of electrothermal metrics: by 900% in terms of Keyes figure of merit [94] and by 2300% in terms of Huang's thermal FOM [96]. This challenge of self-heating is well known, and one of the solutions includes using substrates with high thermal conductivity [e.g., sapphire [16], diamond [124], and silicon carbide (SiC) [157]] to reduce self-heating and improve on-current. An integrated device-circuit-package simulation is therefore necessary to see if this strategy would actually help  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> achieve performance comparable to GaN and SiC. Device-circuit-package models provide a critical interface between the performance

<sup>&</sup>lt;sup>1</sup>Most of the content of this chapter is based on Ref. [100], [101], and [156]

of the device and the ultimate system performance, which will be discussed in the next section.





Figure 3.1. Properties of wide bandgap semiconductors used in power electronics


# 3.2 Electrothermal Modeling

Experimentally calibrated, self-consistent device and circuit simulations by technology computer-aided design (TCAD) and HSPICE models allow one to predict system performances under a variety of operating conditions accurately, identify performance bottlenecks, and suggest routes to application-specific optimization. However, it has been a challenge to model  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs accurately. Existing TCAD models [158] calculate  $I_D - V_G$  characteristics with effective parameters, but the failure to include SHE makes the model ineffective in predicting FET response on substrates with various thermal conductivity,  $\lambda$ . A recent model does account for SHE and predicts channel thickness-dependent, thermal resistance  $\theta_{th}$ ; however, it has not been calibrated extensively with experimental data [159]. Most importantly, neither type of model predict device-circuit-package implications of a device design. We will start with device modeling (TCAD), then proceed to circuit simulations (HSPICE), and then evaluate the package performance (COMSOL).

# 3.2.1 Device Modeling (TCAD)

In this chapter, we develop a self-consistent TCAD model calibrated with experimental data which can predict the output and transfer characteristics of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs, including self-heating effects. We have developed the TCAD model using the commercial device simulator Sentaurus from Synopsis [160].








Figure 3.3. Output characteristics obtained from experiments [16], [124], and TCAD and for (a) SOI (b) Sapphire (c) Diamond. (d) Transfer characteristics of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs on the three substrates and TCAD outputs. The TCAD model reproduces the experimental data accurately.

This electro-thermal simulator self-consistently solves for position-resolved electron and hole concentrations and the lattice temperature. For electrical simulation, a key challenge is the temperature dependence of mobility associated with the complex band structure of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. Note that the Ga – O bond is strongly ionic, which gives rise to strong Frölich interaction and low optical phonon energies [161]. This specific mobility model does not exist in classical device simulators, but we adopted the analytical power-law mobility model with empirical fitting parameters to approximate the mobility between 300 and 500 K [39]. Other device parameters (e.g. doping density :  $2.7 \times 10^{18}/\text{cm}^3$ ) are summarized in the caption of Fig. 3.2. Thermal modeling of a power transistor poses additional challenges.




Figure 3.4. Output characteristics obtained from experiments [16], [124], and TCAD and for (a) SOI (b) Sapphire (c) Diamond. (d) Transfer characteristics of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs on the three substrates and TCAD outputs. The TCAD model reproduces the experimental data accurately.

While electrical transport is confined to the thin  $\beta$ - $Ga_2O_3$  layer, the self-heating of the channel is defined by the  $\lambda$  and the dimensions of both the channel and the substrate. To calibrate against experimental data [16] and [124], we considered that the  $\beta$ - $Ga_2O_3$  device rests on a substrate 500  $\mu$ m thick and 200  $\mu$ m wide (increasing the width further does not affect the results). Fig. 3.2 shows the multi-layer device stack necessary for the accurate thermal modeling of the transistors, with layer thicknesses varying from few nanometers to hundreds of micrometers. The source, gate, drain, and substrate contacts act as heat sinks.

The coupled electro-thermal model was used to calculate this depletion-mode transistor's output and transfer characteristics. The results were validated against experimental data from  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs with three different substrates (Diamond, Sapphire, and Silicon on Insu-




Figure 3.5. The threshold voltage dependence on channel thickness. The standard D-mode FETs must be pinched-off to be turned off, therefore thinner epitaxial layer is required to fully deplete the channel at 0 V.

lator (SOI)), as shown Fig. 3.3. The multiple-substrate validation ensures that the thermal model and the electron-hole transport models are independently calibrated. The deviation between experimental data and the model prediction in the linear region is explained by the fact that the idealized device considered in the simulation does not account for the series resistance. Indeed, contact engineering to reduce specific on-resistance remains an important research topic for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors [162]. In the context of this chapter, the maximum self-heating is defined by the saturation characteristics, which is well described by device simulation.

For additional and independent validation of the thermal model, we compared the junction temperature predicted by the TCAD model to the position-resolved surface temperature from the thermoreflectance (TR) measurement. The comparison is meaningful because most of the heat generation within the FET occurs in the thin channel lying very close to the surface. Fig. 3.4 shows that the junction temperature rise ( $\Delta T$ ), when plotted with power ( $P=V_{DS} \times I_D$ ) normalized by area, replicates the experimental data accurately. The temperature profiles ( $V_{GS} = -8 \text{ V}, V_{DS} = 30 \text{ V}$ ) of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs on three substrates show the dramatic position-resolved temperature rise when the transistor operates with a low  $\lambda$ substrate, SOI. The temperatures recorded using TR measurement are slightly lower than




Figure 3.6. A flow chart for the construction of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> compact model for circuit simulation.

those of TCAD simulation, possibly because we did not account for the convective loss from the surface of the transistor.

Since this calibration device is a D-mode FET, significant negative voltage (~ -28 V) must be applied to turn the transistor off. D-mode FETs are undesirable because they require a complex gate drive circuit for fail-safe operation [158]. Fortunately, the threshold voltage can be tuned by varying  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thickness, as shown in Fig. 3.5. A sub-20 nm film may be necessary to create a traditional E-mode transistor.

Given the well-calibrated 3D electro-thermal TCAD model for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors, we now need to determine the performance of various circuits based on this transistor technology. Towards the goal of quantifying the efficiency loss due to self-heating, we will first need to develop a compact electro-thermal model which is discussed next.




Figure 3.7. (a) Simulation structure in COMSOL (not to scale). (b) A magnified image of the device and meshing. The temperature (thermal resistance) plots obtained for (c) Sapphire (d) Diamond. The peak values are tabulated in (e).

# 3.2.2 Circuit Simulations (HSPICE)

A  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> compact model was developed by adapting and generalizing the MIT Virtual Source GaNFET-HV SPICE Model [102] for the relevant device physics, parameters, and dimensions. The mobility values obtained from TCAD was used for the corresponding device structures. In particular, unlike classical transistors, the compact model includes two selfconsistent sub-circuits for electrical and thermal responses. A flow chart representing this is shown in Fig. 3.6.

We evaluated the thermal resistance for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> in all three substrates, *viz.* Diamond, Sapphire and SOI, by solving the Fourier equation for heat-conduction by using the COMSOL Multiphysics software. For COMSOL simulation, the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel has a width of 8  $\mu$ m, and most of the power dissipation occurs close to the drain (i.e., the heat source is approximately 1  $\mu$ m). For silicon-on-insulator structure, a 270 nm thick oxide is sandwiched




Figure 3.8. Output characteristics obtained from experiments, [16], [124], and HSPICE compact model for (a) SOI (b) Sapphire (c) Diamond. (d) Transfer characteristics of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs on the three substrates and TCAD outputs. The TCAD model reproduces the experimental data accurately.).

between the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and the silicon layers. These film thicknesses are typical of commercial substrates used in the experiments.

The thermal resistance is obtained with the following boundary conditions: The bottom surface is set to  $\Delta T = 0$  K (heat sink) and all other sides are thermally insulated. The structure is assumed to be ideal with no interfacial thermal boundary resistances. The use of a zero-flux condition at the top surface is a reasonable approximation because the convection heat flux is negligible. With P = 1 W at the heat source, we solve the Fourier Equation for heat transfer ( $q = \lambda \times \Delta T$ ) to find the temperature at the heat source,  $T_m$ , and to calculate  $\theta_{th} = P(T_m - 0) = T_m$  (since P = 1 W). The simulation results are shown in Fig.




Figure 3.9. The boost converter circuit used in our analysis. Circuit parameters: Inductor, L = 3000  $\mu$ H, FET=  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on SOI/Sapphire/Diamond, Capacitance, C= 50  $\mu$ F, D = Diode, Load resistance, R= 2000  $\Omega$ ,  $V_{in}$  = Input Voltage,  $V_{out}$  = Output Voltage. For the diode, SBR3U100LP with forward voltage drop,  $V_F$  = 0.79 V and total capacitance,  $C_T$  = 800 pF, has been used. (b) Ideal conversion ratio and efficiency vs. duty cycle of the boost converter circuit.

3.7. The thermal capacitance was obtained from device dimensions and further refined with experimental transfer and output characteristics during calibration. The compact model reproduces the experimental data well, as seen from Fig. 3.8. This well-calibrated electrothermal HSPICE compact model can now be used to analyze the circuit performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs.

To quantify the implications of self-heating associated with a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> technology, we chose to analyze the performance of a boost converter circuit, see Fig. 3.9. The boost converter circuit is widely used as a DC/DC converter in power electronic systems, and finds applications in sensors, portable speakers, USB chargers, etc. It is important to realize that the FET dimensions necessary for use in the boost converter circuit are much larger than the devices used for model calibration. Therefore, the thermal parameters ( $\theta_{th}$ ,  $C_{th}$ ) of the new device geometry was recalculated from the COMSOL simulator. Finally, we used a FET with threshold voltage,  $V_{th} = -4$  V, (corresponding to  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> layer thickness of 20 nm [101]) for all the simulations. We do realize that in practice enhancement-mode FETs




Figure 3.10. (a) Inductor current  $(I_L)$  of the boost converter circuit. The clock input is with 30% duty cycle and the driving voltage is from 0 to -10 V. (b) Efficiency of the circuit with a SiC FET [163], GaN FET [164],  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET on Diamond (500  $\mu$ m), Sapphire (500  $\mu$ m), and SOI (270nm/500  $\mu$ m). The mobility in case of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET on hBN (50nm)/ Si (100  $\mu$ m) is assumed to be three times to that of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET on Diamond (500  $\mu$ m) to account for improved heat conduction.

are preferred because depletion mode FETs with negative threshold voltage  $(V_{th})$  require a complex gate drive circuit for fail-safe operation [158]. Developing the existing technology further to support enhancement mode operation with sufficient drive current will be an important topic of research.

For a fair comparison of performances among the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET on three substrates, we need to determine the best possible operating conditions for the boost converter. Since the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET needs to be turned off and on periodically, we chose our driving clock to have a lower limit of -10 V and the higher limit of 0 V, keeping the chosen  $V_{th}$  well within the operating voltage limits and giving the FETs a reasonably good operating range. To determine the duty cycle for the operations, we investigate the conversion ratio  $(V_{out}/V_{in})$ and efficiency ( $\eta = P_{out}/P_{in}$ ) subjected to various duty cycles (%). In order to have both high enough efficiency and conversion ratio, a duty cycle of 30% was chosen for all the simulations. Other circuit parameters are summarized in the caption of Fig. 3.9.




Figure 3.11. (a) System level simulation schematic of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET on various substrates. 'Cage' refers a 'thermal Faraday Cage' which allows heat flux shielding. (b) The table summarizes the material properties, and boundary conditions for FEM simulations.

The efficiency of the boost converter is influenced directly by the output current, which is in turn determined by the degree of self-heating in the device. From Fig 3.10(b), we find that the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET on SOI has an efficiency of 81.6% at 250 kHz, which decreases rapidly at higher frequencies. The SOI substrate has very severe heating, which results in lower inductor current ( $I_L$ ) as shown Fig. 3.10 (a), and eventually very low efficiency. The FETs on Sapphire and Diamond have lower self-heating and, therefore, higher efficiency (89% and 91% respectively at 250 kHz) but cannot match the efficiencies of a GaN FET [164] or a SiC FET [163] (>95%) boost converters. Therefore, although theoretically  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> have low parasitic capacitances for the same on-resistance and a much lower switching loss compared to a SiC or a GaN FET,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs suffers from severe self-heating which makes the technology inferior to its competitors even though expensive bulk substrates (e.g. Sapphire [[16]], Diamond [124], etc.) are used. To determine the overall system efficiency of power transistors, one must account for SHE in packaging modules to get system-level reliability, which is discussed next.





Figure 3.12. Temperature distribution comparison among different packaging configuration. Inductor temperature of vertical stack shows a considerable reduction in mutual heating effect through the use of a thermal Faraday cage.

# 3.2.3 Package Simulations (COMSOL)

The  $\theta_{th}$  of a packaged device (including encapsulant, PCB, etc.) must be derived from the COMSOL FEM analysis (see Fig. 3.11). For the simulation, we assumed that the mode of heat transfer from the device or other components to the ambient is by convection [2]. We assumed there is no heat sink on top of the inductor (h = 5). The Faraday Cage is made up to a highly thermally conductive material copper, and that there is a heat sink on top of the cage (h = 500).

The bottom of the chip (PCB, encapsulant, FET, inductor, and other electronic components) is set at 300 K. We assumed two configurations where the cage is on top of the chip and without and another configuration where the chip with cage is on top of the inductor. We compare a classical side-by-side inductor-transistor packaging with the novel thermal "Faraday-cage" packaging (Fig. 3.12) to reduce inductor-IC mutual heating. In the classical configuration, Faraday caging does not reduce the temperature significantly. However, Faraday caging reduces inductor temperature,  $T_{ind}$ , significantly in the reduced-footprint,



**Figure 3.13.** (a) Proposed h-BN based FET. (b) Maximum  $\Delta T$  rise for h-BN/Sapphire is almost half as that of Sapphire, and almost  $1/6^{\text{th}}$  of that of SiO<sub>2</sub> ( $V_{DS} = 30$ V).

stacked inductor-transistor configuration. The 3<sup>rd</sup> configuration was determined to be best among the three in terms of area and heat dissipated and therefore could serve as a solution to packaging issues of power electronics operating at very high voltage and temperature conditions. However, the intrinsic issue of high device self-heating remains.

#### 3.3 Approaches to Improve the Performance

The simulations confirm that self-heating limits the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET efficiency; hence approaches such as thermal shunts are needed for improved performance. We introduce a hexagonal boron nitride (h-BN) based thermal shunt for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistor. h-BN is an emerging WBG material ( $E_g \sim 6 \text{ eV}$ ) with  $sp^2$  hybridized Boron and Nitrogen atoms arranged in graphite-like layers. It has very high  $\lambda$  (bulk: 400 W/mK [165]) and has been previously used as dielectric layers [166] in electronics. h-BN growth on a Sapphire substrate has already been achieved [167] and can be an excellent choice for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs. In this section, we will evaluate the performance of the hBN- $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistor, the boost converter circuit with a hBN- $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistor as a switch, and the faraday cage.




Figure 3.14. A  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/hBN/Si FET with various substrate (Silicon) thickness and interface layer (hBN) thickness. The plots on the right shows the temperature profile of FET at the respective Silicon and hBN layer thickness.

# 3.3.1 Device Modeling (TCAD)

Fig. 3.13 (a) shows the schematic of the proposed hBN/Sapphire FET. Fig. 3.13 (b) show that the  $\Delta T$  (and corresponding  $\theta_{th}$ ) decreases considerably for the proposed transistor. This is because the heat generated in the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistor, can now be dissipated through the hBN. A thicker shunt allows more efficient heat removal.

One of the advantages of using hBN as a thermal shunt is that Silicon can be used instead of Sapphire. The band offset provided by hBN (High electron barrier,  $\Delta E_c=1.7 - 2$ eV, calculated using electron affinity ( $\chi$ ) of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> ~ 4 eV [168], hBN = 2 - 2.3 eV [169], and the bandgap of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> ~ 4.5 eV [170] and hBN ~ 6 eV [171]) is large enough to prevent current 'spill-off' and facilitates the usage of Silicon as the substrate. This approach will significantly reduce the cost of the process as Silicon is much cheaper than SOI, Sapphire or Diamond. Moreover, the fabrication technology of Silicon is very mature, and therefore, additional wafer processing/engineer can be easily employed to facilitate heat removal. One of such techniques is 'wafer thinning'. Combined with a thick thermal shunt and a thin




Figure 3.15. TCAD model of Enhancement mode wrap gate device on h-BN. (b)  $I_D$ - $V_G$  of the  $\beta$ - $Ga_2O_3$  FET on h-BN coated Sapphire substrate, as obtained from TCAD simulation. (c).  $I_D$ - $V_D$  data with  $\beta$ - $Ga_2O_3$  FET on h-BN coated Sapphire substrate, obtained from TCAD, which is about 500% more than the experimental data from [127], given in inset.

silicon wafer, the thermal resistance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistor can be reduced, as shown in Fig. 3.14, which improves the performance.

However, most of these devices are depletion-mode. If enhancement-mode devices are required, h-BN based FETs must use a surround-gate configuration, as shown in Fig. 3.15. The  $I_D - V_G$  and transconductance curves are shown in Fig. 3.15 (b). The subthreshold slope has been determined to be 85 mV/dec. In TCAD, at least 500 % enhancement in  $I_{ON}$ has been observed for h-BN based FET Fig. 3.15 (b) compared to the existing FET (inset). Thus, if fabricated, this enhancement-mode h-BN/Sapphire  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistor will lead to a high current by dissipating the generated heat better.




Figure 3.16. Efficiency of the boost converter circuit, with hBN/Sapphire configuration.

#### 3.3.2 Circuit Simulations (HSPICE)

The device performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistor using thermal shunt has improved. However, using h-BN/Silicon/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> as a switch in the boost converter does not offer significant improvement. This is evident from the efficiency ( $\eta = P_{out}/P_{in}$ ) plot in Fig. 3.16. Therefore, the key conclusion of this section is that despite the remarkable performance, the devices reported in the literature may still not be sufficiently efficient for practical power electronics applications.

# 3.3.3 Package Performance (COMSOL)

Now we can use the  $\theta_{th}$  of the h-BN/Sapphire/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and simulate the Faraday Cage, and see the temperature rise. Faraday caging leads to reduced footprint, stacked inductortransistor configuration. The temperature rise in h-BN/Sapphire/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is similar to that in GaN commercial packaging modules [172], as shown in Fig. 3.17.

#### 3.4 Summary

Despite the promising experimental demonstrations of variety of power devices, we determine that the low- $\lambda$  will hinder the commercial adoption of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs for power




Figure 3.17. Transistor and inductor temperature comparison among various packaging strategies. GaN data taken from [172].

electronics applications. A holistic evaluation of performance from a device-circuit-system perspective is necessary before reaching any conclusion regarding the technological viability of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. The findings of this chapter is summarized below:

(a). We develop a multi-physics and multi-scale model for a device-circuit-system analysis of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs. The framework allows us to explore the effectiveness of various device design strategies (e.g. thermal shunts) for mitigating the thermal chokepoints and compare the performance of improved  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs against GaN and SiC systems.

(b). We highlight the limitations of the traditional figure of merits (FOM) to analyze the relative performance of the new generation of power transistors, whose structure incorporates stacked layers of materials with different thermal conductivity, like those of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs.

(c). We suggest device design strategies, such as wafer thinning, incorporating heat shunts, and improved channel mobility so that  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs can compete commercially with GaN and SiC technologies.

(d). The device-circuit-system models presented in this chapter quantify the detrimental effect of severe self-heating, even in high- $\lambda$  substrates like Sapphire and Diamond. The various device configurations currently existing in the literature do not provide much improvement. (e). Based on the analysis presented in this chapter, we conclude only a combination of improved channel mobility, high thermal conductivity heat shunts, and wafer thinning will make  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> technology commercially competitive to GaN or SiC technologies. Together with the significantly lower substrate cost, the new device-circuit-package structure is likely to deliver the performance improvement originally promised by  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET.


# 4. REDISCOVERY OF THE UNIVERSAL SCALING OF HOT CARRIER DEGRADATION IN LDMOS TRANSISTORS 4.1 Introduction

In the previous chapter (chapter 3), we analyzed the electrothermal performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs, where we concluded that the thermal conductivity and the corresponding self-heating is the limiting factor, which was predicted by the *i*-SOA in Chapter 2. In chapter 2, we also presented the reliability-aware *i*-SOA, where we took an example of Silicon LDMOS and concluded that, as stress time increases, the interface trap ( $N_{it}$ ) generation increases, and the *i*-SOA decreases. However, the physics behind the generation of defects and the degradation of current weren't discussed there. In this chapter<sup>1</sup> we will take a detailed look into the reliability of Silicon LDMOS transistors, as protypical power device. Among all electrical reliability phenomena, Hot Carrier Degradation (HCD) is the most common degradation phenomena in LDMOS, due to high drain bias.

Since the 1970s, HCD in classical long-channel MOSFETs has been studied extensively, and the key results are summarized as follows: (1) HCD degradation maximizes at  $V_G \sim V_D/2$ and the maximum degradation is correlated to the peak of substrate current  $(I_B)$  [173]. (2) The generation of  $N_{it}$  is characterized by a single power-law behavior ( $\Delta V_{th} = At^n$ ), with the time exponent *n* close to 0.5 [174]. (3) The interface damage, causing HCD, has been located close to the channel-drain edge where the electric field peaks [21]. (4) The degradation has been shown to scale to a single universal curve allowing reliable extrapolation [107].

Actually, the universal scaling has been shown to hold even for shorter channel transistors, with maximum degradation at  $V_G \sim V_D$  and the degradation time-exponent *n* dependent on voltage, temperature, and device dimensions [2], [3], [107], [175]. This theory-agnostic universal degradation simply reflects the fact that degradation in a logic transistor can be described by the general form  $\Delta N_{it} \sim f(t/\tau)$ , where  $\tau(V_G, V_D, T, G)$  is a characteristic function of voltage  $(V_G, V_D)$ , temperature (T), and geometry (G). Therefore, when individual degradation curves  $(\Delta I_{D,lin}(\%))$  at each bias are scaled along the timescale, it forms a single universal scaling function.

<sup>&</sup>lt;sup>1</sup>Most of the content of this chapter is based on Ref. [2] and [143]




**Figure 4.1.** (a) Methodology of scaling the data to a universal curve, taken from [2]. (b) Universal scaling curve obtained from various technologies (DMOS, FinFETs), gate lengths, operating voltages, temperatures, suggesting that the underlying mechanism of HCD is universal [2].

Using the scaling function,  $\tau(V_D, V_G, T_L)$ , one can project HCD degradation to an arbitrary combination of stress conditions. It should be noted that while the functional form has been derived variously using single particle, multiple particle, electron-electron, or bonddispersion model, the scaling approach itself does not presume Arrhenius temperature activation, nor any specific form of voltage/field/time degradation [176]. Fundamentally, the scaling theory is borrowed from statistical physics of percolation and phase-transition, except the spatial renormalization is replaced with time renormalization. An example of universal scaling for logic transistors is shown in Fig. 4.1.

Despite the long history, distinctive device topology, and operating conditions, HCD of power transistors (e.g., Laterally Diffused MOS (LDMOS)) has always been described by borrowed/adapted HCD theories of long-channel transistors (with questionable validity of the projected lifetime). Therefore, immediately after the discovery of universal scaling in logic transistors, researchers explored the possibility that the HCD in power transistors is likewise universal [177].

Fig. 4.2 shows a typical result of HCD degradation of a non-STI LDMOS transistor, with dimensions and doping optimized for breakdown voltage,  $V_{bd} \sim 10$  - 20 V. When the individual degradation curves in Fig. 4.2 (a) are scaled along the time axis, we find that unlike classical HCD in a logic transistor, the data does not fall onto a single universal curve, with prominent deviation from universality at the shorter time scale. Such a significant



**Figure 4.2.** (a) HCD data of a silicon LDMOS transistor. (b) The data from (a) are scaled laterally to see if they form a universal degradation curve (black solid line). Clearly, the data cannot be described by a single universal curve.

deviation cannot be described by a single scaling function,  $f(t/\tau)$ , making it impossible to use the curve to determine the lifetime at a lower operating condition. Therefore, we need to review the existing specialized HCD models for power transistors (as opposed to logic transistors) to see if it is possible to modify/adapt the scaling functions so that the paradox of the non-universal scaling of LDMOS transistors is resolved.

# 4.2 Existing Models of HCD for Power Transistors

Historically, the time-dependent degradation,  $\Delta(t)$ , of classical MOSFETs is modeled frequently using the Lucky Electron Model [21]:

$$\Delta(t) \sim Bt^n \tag{4.1}$$

with  $B \equiv A\xi_n \equiv A \left(\frac{I_D}{W} \left(\frac{I_{sub}}{I_D}\right)^{\frac{\phi_{it}}{\phi_i}}\right)^n$ , where A is a fitting parameter,  $I_D$  is the drain current,  $I_{sub}$  is the substrate current, W is the channel width,  $\phi_{it}$  is the critical energy for  $N_{it}$  generation,  $\phi_i$  is the critical energy for impact ionization, and n is the slope of the degradation. In practice, HCD in both logic and power transistors exhibit a saturating time-dependent degradation [107], which is not captured by the power-law model [177]. Instead, many groups have used the bond dispersion (BD) models [176], [178] or its approximation [179], given as:

$$\Delta I_{D,lin}(\%) = \frac{C_1 t^m}{1 + C_2 t^m} \tag{4.2}$$

to describe the saturating degradation of the power transistors. Here, the fitting parameters  $C_1, C_2$ , and m describe the voltage- and temperature-dependent rates of bond dissociation and the energy distribution of the bonds. Later, Dreesen et al. [180] combined Eqs. 4.1 and 4.2 to propose a degradation model for power transistors as:

$$\Delta I_{D,lin}(\%) = \frac{C_1^* \xi_m t^m}{1 + C_2^* \xi_m t^m}$$
(4.3)

where  $\xi_m \equiv \left(\frac{I_D}{W} \left(\frac{I_{sub}}{I_D}\right)^{\frac{\phi_{it}}{\phi_i}}\right)^m$ . Eq. 4.3 reasonably describes the HCD degradation of transistors with a single hotspot close to the drain. More importantly, the formulation allows a single-parameter universal scaling of all HCD degradation curves [107], [178]. Moens et al. [181] were among the first group of researchers to report that a single degradation term (single scaling function) cannot describe the HCD degradation in LDMOS transistors with thick

LOCOS (bird's beak) regions. Based on charge pumping (CP) measurements, they identified three regions of degradation and phenomenologically described the overall degradation  $(\Delta R_{on} \ (\%) \text{ or } \Delta I_{D,lin} \ (\%))$  as:

$$\Delta I_{D,lin}(\%) = \frac{C_1^* \xi_m t^m}{1 + C_2^* \xi_m t^m} + C_3^* \xi_n t^n \tag{4.4}$$

where  $C_1^*$  and  $C_3^*$  describe the degradation in n-well and bird's beak regions, respectively, and  $C_2^*$  accounts for saturating degradation in the n-well region. Here, although the channel region of the LOCOS LDMOS degrades, it does not contribute significantly to the overall  $I_{D,lin}$  degradation.

Since Eq. 4.4 phenomenological, it is difficult to generalize it for other types of LDMOS with different geometry (e.g., non-LOCOS LDMOS, as in our case). In a non-LOCOS LDMOS, the electric field peaks both at the channel and the drift regions [144], suggesting the possibility that both regions might contribute to overall degradation. However, it is difficult to predict the channel's contribution in the absence of a non-LDMOS-specific LDMOS HCD model or a generalized HCD model for all LDMOS devices. A generalized, physics-based HCD model would require a careful re-examination of the voltage-partitioning between the channel vs. drift regions and should be valid for both low and high voltage stress. These considerations lead to the conclusion that a thorough re-evaluation of the degradation models of HCD in LDMOS is required before the models (or scaling functions) are adapted for constructing the universal degradation curve.

At first glance, one may conclude that, since the device structure of power transistors (LDMOS) are different, the HCD is also fundamentally different than a classical MOS. However, by using a simple '2 MOS model' (inspired by a similar model in LDD MOSFETs [179]), we will show that, although the device structure influences the overall degradation, an in-depth analysis of device operation allows us to describe the HCD in the entire  $V_G, V_D$  regime accurately and to restore the universality of HCD degradation in LDMOS transistors.

#### 4.3 Experimental Details

#### 4.3.1 Device Structure and Dimensions

All the experiments reported in this chapter are based on n-channel LDMOS transistors with no Shallow Trench Isolation (STI) or LOCOS. The gate covers both the channel and drift regions, and the device is optimized to eliminate most of the parasitic junction capacitances. The transistors are fabricated on Silicon wafers by Texas Instruments Inc., and the doping profiles are such that the breakdown voltage,  $V_{bd}$  is 10 - 20 V.

## 4.3.2 HCD Experiments

The n-channel non-LOCOS LDMOS transistors were subjected to electrical stress at different combinations of  $V_G$  and  $V_D$  biases at room temperature. The stress experiments and measurements were done by programming the Keysight B1500A Semiconductor Device Analyzer. The stress bias and the bias for  $I_D - V_G$  sweeps were carried out using the Source Measurement Units (SMUs). The stress bias conditions were:  $V_D = 7 - 8$  V and  $V_G = 2 - 9$ V. The bias conditions for  $I_D - V_G$  sweeps were:  $V_D = 0.1$  V and  $V_G = 0$  V to 5 V in steps of 0.05 V. The HCD relaxation was confirmed to be negligible.

# 4.3.3 TCAD Simulations

TCAD Simulations were carried out in Sentaurus TCAD (version: L-2016.03) [160] from Synopsis Inc. to calibrate the 2 MOS model and to gain insights into the physical parameters (electric field, impact ionization, etc.) of the LDMOS at various  $V_G$  and  $V_D$  biases. The transport and doping models were chosen carefully so that the TCAD model can selfconsistently predict the device's performance. The carrier transport in LDMOS was solved using the first-order Spherical Harmonics Expansion of the Boltzmann Transport Equation. To model the impact ionization, the van Overstraeten – de Man Model was used [182]

# 4.4 '2 MOS Model' of an LDMOS

Designers working with power transistors have long understood that the complexity of geometry and doping profile requires the adoption of a multi-component compact model to capture the complexity of I-V characteristics of these devices [183]–[185]. In general, specialized operating conditions (e.g., high  $V_D$ ) makes LDMOS HCD distinctly different from long channel MOSFET. The key to developing a physics-based HCD model and restoring the universality of HCD for LDMOS transistors is to recognize that the sub-components of the transistor degrade at different rates and must be scaled independently to describe the overall degradation process.




Figure 4.3. (a) Representative cross-section of a Silicon LDMOS device (b) 2 MOS model. S, G, D,  $V_{th}^{ch}$  and  $V_{th}^{dr}$  are the source, gate, drain, threshold voltage of channel MOSFET and drift MOSFET, respectively. The green dot is the metallurgical junction between the two MOS. Calibration of the model with TCAD and Experiments is shown in (c) and (d).

# 4.4.1 Calibration with Experiments and TCAD

LDMOS can be represented by two MOSFETs (BSIM6 compact model) connected in series with two different threshold voltages and geometric dimensions. Such a representation allows us to treat the degradations in the channel and drift regions independently. The '2 MOS' compact model has been validated by experiments and TCAD, as shown in Fig. 4.3.

Comprehensive calibrations of the 2 MOS model, TCAD, and HSPICE are documented in [144]. A key observation of the 2 MOS model is that depending on the applied voltage ( $V_G$  $< V_D/k$  or  $V_G \ge V_D/k$ ), the maximum electric field switches from the drift to the channel region of the LDMOS (Fig. 4.4), accentuating the degradation in the respective regions of the device. In general, the degradation is concentrated in the drift region for  $V_G < V_D/k$ , once the  $V_G \ge V_D/k$ , the maximum electric field switches from drift to the channel region, and degradation occurs both in the channel and drift region. For this particular LDMOS, at room temperature, k = 2, the value of k is technology-, temperature-, and structure-dependent.

Representing the LDMOS as two MOSFETs enables direct extraction of region-specific mobility and threshold voltage degradation  $(\Delta V_{th})$  [144]. As explained in [144],  $\Delta V_{th}$  doesn't impact  $\Delta I_{D,lin}$  and therefore  $\Delta V_{th}$  has been ignored in the following analytical model derived for  $\Delta I_{D,lin}$ .


# 4.4.2 Analytical Model of Two-region Degradation

To derive an analytical relation when the peak electric field is in channel ( $V_G \ge V_D/2$ ), it is considered that the drift MOS have a resistor,  $R_{dr}$ . Assuming operation in the linear region, the current with the drift resistance  $R_{dr}$  is:

$$I_D = \frac{\beta_{ch} \left( V_G - V_{th}^{ch} \right) V_D}{\left[ 1 + \beta_{ch} \left( V_G - V_{th}^{ch} \right) R_{dr} \right]}$$
(4.5)

where  $\beta_{ch} = \mu_{ch} C_{ox} W/L_{ch}$ . Here  $\mu_{ch}$ ,  $L_{ch}$ ,  $V_{th}^{ch}$  are the mobility, length, and threshold voltage of the channel, respectively. W is the device width.  $R_{dr}$  can be obtained as:

$$R_{dr} = \frac{1}{[\beta_{dr}(V_G - V_{th}^{dr})]}$$
(4.6)



**Figure 4.4.** Position of peak electric field (represented by a star) is the drift MOS for (a)  $V_G < V_D/2$  and in the channel MOS for (b)  $V_G \ge V_D/2$ . The corresponding electric field profiles are shown in (c).

where  $\beta_{dr} = \mu_{ch} C_{ox} W/L_{dr}$ . Here  $\mu_{dr}$ ,  $L_{dr}$ ,  $V_{th}^{dr}$  are the mobility, length, and threshold voltage of the drift region respectively. W is the device width. The current without the drift region is given as:

$$I_D^* = \beta_{ch} (V_G - V_{th}^{ch}) V_D \tag{4.7}$$

Using 4.7, 4.5 can be expressed as:

$$I_D = \frac{I_D^*}{[1+K_0]} \tag{4.8}$$

where  $K_0$  is the conductance ratio, which depends on length, width, mobility of the transistor and applied  $V_G$ , and is given as:

$$K_{0} = \frac{\beta_{ch}(V_{G} - V_{th}^{ch})}{\beta_{dr}(V_{G} - V_{th}^{dr})}$$
(4.9)

Now let us consider the mobility parameters:  $M_{ch}$ ,  $M_{dr}$  for the drift and the channel regions. Considering the value of  $\Delta \mu_{ch}$  and  $\Delta \mu_{dr}$  to be positive, it can be written as  $M_{ch,dr}$ = 1-( $\Delta \mu_{ch,dr}/\mu_{ch,dr}$ ) or ( $\mu_{ch,dr}^{deg} = \mu_{ch,dr} \times M_{ch,dr}$ ). Therefore the degraded  $I_D$ , or  $I_D^{deg}$ , can be written as:

$$I_D^{\deg} = \frac{M_{ch} I_D^*}{1 + (M_{ch} K_0 / M_{dr})}$$
(4.10)

For  $\Delta I_{D,lin}(\%)$ , we can use Eqs. 4.8 and 4.10 to write:

$$\Delta I_{D,lin} = \frac{I_D - I_D^{deg}}{I_D} = \alpha \left(1 - M_{ch}\right) + (1 - \alpha) \left(1 - M_{dr}\right)$$
(4.11)

where  $\alpha = 1/(1+K_0R)$  and  $R \equiv M_{ch}M_{dr}$ . If the channel degradation is negligible,  $1-M_{ch}\sim 0$ , so that  $\Delta I_{D,lin} \sim (1 - M_{dr})$  as expected. The same is true if drift degradation is negligible. From Eq. 4.11, depending on the gate and drain voltages, the degradation in the channel and the drift proceeds at different rates such that  $\Delta I_{D,lin} = \alpha f_1(t/\tau) + (1 - \alpha) f_2(t/\tau)$ , where  $f_1(t/\tau)$  and  $f_2(t/\tau)$  are scalable functions. The functional forms of  $f_1(t/\tau)$  and  $f_2(t/\tau)$  would arise naturally from experimental data, which can then be individually interpreted variously by bond-dispersion model, carrier-carrier excitation model, or multi-photon models. For example, in the bond-dispersion model [176], the fraction of activated defects, D, is often approximated as:

$$D = (1 - M) = f\left(\frac{t}{\tau}\right) \sim \frac{(t/\tau)^n}{1 + (t/\tau)^n} = \frac{At^n}{1 + Bt^n}$$
(4.12)

where A, B are voltage- and temperature-dependent functions, and  $n \sim 0.3$  - 0.5 for classical MOS. For integrated degradation associated with the channel and the drift regions, from Eq. 4.12,

$$\Delta I_{D,lin} = \alpha \frac{A_{ch} t^m}{(1 + B_{ch} t^m)} + (1 - \alpha) \frac{A_{dr} t^n}{(1 + B_{dr} t^n)}$$
(4.13)

It is to be noted in Eq. 4.13, that at a very long timescale (t),  $A_{ch,dr} \sim B_{ch,dr}$ . Eq. 4.13 offers a physics-based generalization of Eq. 4.4 for the arbitrary gate and drain voltages, suggesting the need for universal scaling based on the voltage-dependent degradation rates of channel and drift region. This power-law approximation is not essential; the two-component scaling holds regardless of the specific theory used to describe the HCD. In essence, the model suggests that one must partition/deconvolve the degradation for the channel and drift regions after scaling to obtain the local degradation characteristics.

# 4.5 Separating Region-Specific Degradation

#### 4.5.1 Voltage-Dependent Degradation

As explained in the previous section, one can stress below or above the transition voltage  $V_G = V_D/k$  to spatially trigger the defects in the channel or drift region. The transition voltage factor, k (i.e.,  $V_G = V_D/k$ ), can be determined from TCAD simulations ( $k \sim 1$  for logic transistors, k = 2, for this specific LDMOS transistor, at room temperature). For example, Fig. 4.5 shows the corresponding degradation results for the device stressed below (drift only, Fig. 4.5 (a)) and above (drift and channel regions, Fig. 4.5 (b)) the transition voltage. Since the HCD mechanism is similar in two regions, the time exponents should be identical (n = m). Using (Eq. 4.13), both region-resolved degradations (channel and drift) can be fitted with similar exponents ( $n,m \sim 0.36$ ), reinforcing the fact that although the degradation rates are region-specific, the physics is universal. As seen in Fig. 4.5(b), the degradation and the saturation rates of channel and drift regions are different, which will be discussed in the following sub-section.

The impact ionization profiles obtained from TCAD simulations provide further confirmation that the channel degradation becomes prominent at high  $V_G$ . As shown in Fig. 4.6, when  $V_G < V_D/k$ , the impact ionization is concentrated in the drift region, while at increased  $V_G$  ( $V_G \ge V_D/k$ ) a significant amount of impact ionization is present in the channel region also.




Figure 4.5. Two sets of data from Fig. 4.1, fitted with Eq. 4.13 at (a)  $V_G < V_D/k$  and (b)  $V_G \ge V_D/k$ , where k=2, for the device in consideration. The same time exponent  $n \sim m$  was assumed for the fitting. For both cases  $V_D$  is fixed at 8 V.

## 4.5.2 Saturation of the Channel and the Drift Region

The different saturation rates of the channel and the drift region can be understood by analyzing the degradation term, D, included in Eq. 4.12. The specific function of D can be derived as a function of  $\Delta N_{it}$  (since  $D = \Delta \mu / \mu_0 \equiv \gamma \Delta N_{it} / (1 + \gamma \Delta N_{it})$ , where  $\gamma$  is a devicespecific fitting parameter [186]), by assuming that the Si-H and/or Si-O interface bonds are characterized by a Gaussian energy distribution [178] where E and  $E_{AV}$  are activation energy and mean activation energy, respectively. With the forward reaction (bond-dissociation) rate given by:

$$k(E) = k_0 e^{-\frac{E - E_{AV}}{kT}}$$
(4.14)

We can write the respective degradation in the channel and the drift regions by integrating over the bonds dissociated in the respective hotspots (with widths  $L_{eff}^{dr}$  and  $L_{eff}^{ch}$ ) as:

$$N_{it}^{dr}(t) = \int_{0}^{L_{eff}^{dr}} \int_{E_{AV}-m\sigma}^{E_{AV}+m\sigma} g(E,x) \left(1 - e^{-k_{dr}(E)t}\right) dEdx$$
(4.15)

$$N_{it}^{ch}(t) = \int_0^{L_{eff}^{ch}} \int_{E_{AV}-m\sigma}^{E_{AV}+m\sigma} g(E,x) \left(1 - e^{-k_{ch}(E)t}\right) dEdx$$
(4.16)




Figure 4.6. Impact ionization profiles for  $V_G < V_D/2$  (left) and  $V_G \ge V_D/2$  (right). At high  $V_G$ , significant amount of impact ionization is present in the channel and the drift region.

where  $m\sigma$  is the energy dispersion width,  $L_{eff}^{dr}$  and  $L_{eff}^{ch}$  are the effective width of the drift and channel hotspots, and g(E, x) is position-dependent density of interfacial (Si-H or Si-O) bonds with binding energy E. It is to be noted that unlike traditional  $N_{it}$  (which is expressed in units of cm<sup>2</sup>), here  $N_{it}$  is expressed in per unit length (cm) because the position integrated  $N_{it}$  affects mobility. The forward reaction rates of the drift and the channel region ( $k_{dr}$  and  $k_{ch}$  respectively) depend on the applied voltages across these specific regions. Assuming that the energy distribution of the bonds does not rely significantly on the location of the bonds (i.e.,  $g(E) \sim g(E, x)$ ), we can write:

$$N_{it}^{dr}(t) = L_{eff}^{dr} \int_{E_{AV}-m\sigma}^{E_{AV}+m\sigma} g(E) \left(1 - e^{-k_{dr}(E)t}\right) dE$$
(4.17)

$$N_{it}^{ch}(t) = L_{eff}^{ch} \int_{E_{AV}-m\sigma}^{E_{AV}+m\sigma} g(E) \left(1 - e^{-k_{ch}(E)t}\right) dE$$
(4.18)

From Fig. 4.6, it can be seen that the hotspot in the drift region is larger than the channel region even at high  $V_G, V_D$  and hence  $L_{eff}^{dr} > L_{eff}^{ch}$ . Therefore, the integrated channel degradation saturates faster than the drift degradation, as shown in Fig. 4.5(b).

Moreover, the electric field in the channel region is higher than the drift region of our device at high  $V_G, V_D$  (Fig. 4.4), and therefore, the forward reaction rate, k(E), is higher in the channel (the electric field is proportional to the energy in k(E)), compared to the drift region. This leads to a higher degradation rate in the channel than the drift, leading to faster saturation.

We note that the contributions of the channel and the drift degradations to the overall device  $\Delta I_{D,lin}$ , is dependent on the parameter  $\alpha$ . The longer the drift region in a device, the smaller the  $\alpha$ , and hence smaller the contribution of the channel degradation. Therefore, the relative contributions of the two degradation components depend on the device geometry and doping concentration, as expected. Taking the example of devices with bird's beak, charge pumping experiments show that the defects can be located at the channel, the bird's beak, and the n-well region [181]. However, defects at all three positions have fundamentally different saturation rates. Therefore, the *principle* of multiple-component degradation is expected to hold for all power devices, but the specific features of the individual degradation and their integrated effect (universal scaling curve) depend on specific devices.

# 4.5.3 Universal Scaling of Degradation

The bond-dispersion model (Eqs. 4.17 and 4.18) described in the previous sub-section provides the theoretical basis of the universal scaling curve of degradation for the LDMOS. The analysis in the previous sections and Eqs. 4.17, 4.18 confirm that the channel and drift regions degrade with voltage-dependent region-specific degradation rates, and therefore all degradation curves must not be scaled to a single universal curve for the entire  $V_G$ ,  $V_D$ regime. Instead, they should be grouped according to the voltage transition factor, k, (k = 2for our devices). In addition, at high  $V_G$ ,  $V_D$ , when both the degradations (channel and drift) are present, channel degradation is rapid and saturates faster than the drift degradation.





Figure 4.7. Data from Fig. 4.1, replotted by two-component universal scaling at (a)  $V_G < V_D/k$  and (b)  $V_G \ge V_D/k$ , where k = 2.

Keeping these factors in mind, the universal scaling curve for the LDMOS is constructed by scaling each degradation curve with a scaling factor ( $\tau(V_G, V_D)$ ), as shown in Fig. 4.6. When the degradation is dominated by the drift region ( $V_G < V_D/2$ ), the degradation curves scale to a single universal curve (Fig.4.7(a)). For  $V_G \ge V_D/2$ , degradation is contributed by both the local degradations in the channel and drift regions, and the sum of the two universal curves defines the overall degradation (Fig. 4.7(b)). The relative contributions of the channel (solid red line) and the drift (solid blue line) regions to the universal curve can be determined by fitting (Eq. 4.13) to obtain the parameters ( $A_{ch}, B_{ch}, A_{dr}, B_{dr}$ ) and exponents (n,m), as shown in Fig. 4.7. (b). Eqs. 4.17, 4.18 can be solved numerically to obtain the universal scaling curves in Fig. 4.7 by appropriately accounting for  $L_{eff}^{dr}$ ,  $L_{eff}^{ch}$ ,  $m, \sigma$  and the forward reaction rates.

The scaling factors,  $\tau(V_G, V_D)$ , used to construct the universal degradation curve are inversely proportional to the degradation rate. The scaling factors extracted from the shift of  $\Delta I_{D,lin}$  (%) are shown in Figs. 4.8 (a) and (b). Using the scaling factors,  $\tau(V_G, V_D)$ , it is possible to rescale all experimental data to their original positions. An approximate power-law fit has been achieved for  $V_G < V_D/2$  and  $V_G \ge V_D/2$  as shown in Figs. 4.8 (a) and (b). We would like to highlight that the scaling factors used to construct the universal curve



**Figure 4.8.** Voltage acceleration of the scaling factor,  $\tau$ , for (a)  $V_G < V_D/k$  and (b)  $V_G \ge V_D/k$ , where k = 2. The difference of the exponents reflects voltage partitioning between the channel and drift regions. A, B, C, and D are fitting parameters.

for  $\Delta I_{D,lin}$  are obtained regardless of the location of degradation. For example, for all  $V_G \geq V_D/2$ , a single scaling factor is needed to construct the universal curve, although the overall degradation is contributed by degradations at both the channel and drain regions. This is because the degradation curves ( $\Delta I_{D,lin}$  (%)) already includes the total contribution from both the channel and drift regions. Depending on the applied voltages, either the drift or the channel degradation becomes dominant and occupies either the leading part or lower part of the universal scaling curve. The relative contributions are obtained when the universal curve is interpreted by Eq. 4.13. Thus, the region-specific deconvolution of degradation using the '2 MOS model' restores the universality, thereby generalizing the theory of HCD for high and low power transistors.

# 4.6 Summary

We have shown here that Eq. 4.13 can be used to phenomenologically describe the HCD in LDMOS transistors at each  $V_G, V_D$ . Eq. 4.13, along with TCAD modeling, enables the separation of region-specific degradations based on applied voltages. Once this information is available, the degradation curves can be grouped (into  $V_G < V_D/2$  and  $V_G \ge V_D/2$ ) for generating the universal curves. Afterward, the construction and interpretation of the universally scaled curve involve three logical steps:

(a). Scaling to form a Universal Curve: In constructing the scaling curve, each  $\Delta I_{D,lin}$  degradation curve was scaled by a scaling factor,  $\tau(V_G, V_D)$ , along the x-axis, for both voltage groups ( $V_G < V_D/2$  and  $V_G \ge V_D/2$ ), such that all the  $\Delta I_{D,lin}$  degradation curves fall on the universal curve, as in Fig. 4.7.

(b). Interpreting the universal-curve in terms of location-specific degradation: Once the scaling is complete and the universal curve constructed, we can then interpret the universal curve in terms of the relative contributions of the channel and the drift regions by fitting the parameters  $(A_{ch}, B_{ch}, A_{dr}, B_{dr})$  and exponents (n,m) and of Eq. 4.13, as shown in Fig. 4.7 (b).

(c). *Interpreting the physical origin of the degradation components*: Finally, Eqs. 4.17, 4.18 provide a physical interpretation of the overall degradation in terms of the bond-dispersion model.

Our key contributions here are:

(i) A direct and intuitive derivation of the linear current degradation in an LDMOS, based on the underlying compact '2 MOS' model,

(ii) Separating the respective contributions of various regions using a bias-voltage dependent deconvolution process.

(iii) Explicitly providing an opportunity to use I-V spectroscopy techniques [15], or position-resolved CP techniques [106], [187], [188], to independently determine the degradation.

(iv) Suggesting the possibility of assigning one degradation term of each hotspot in a multi-hotspot device (e.g., devices with bird's-beak usually show more than two hotspots, and therefore more than two degradation terms [177] would be needed to capture the safe operating area (SOA)) of the transistor, and

(v) Applying the insights related to region-specific degradation to restore the universal scaling principle of HCD degradation.

In short, although the HCD in power transistors appears to be fundamentally different than classical long-channel transistors, the physics of HCD, if correctly interpreted, is actually universal. The multi-component scaling principle would allow us to project lifetime to actual operating conditions.

# 5. TCAD SIMULATIONS OF HOT CARRIER DEGRADATION IN LDMOS

# 5.1 Introduction

Over the past few decades, LDMOS has become the most popular power transistor and is used in numerous applications, such as telecommunication, automotive, medical devices, space shuttles, etc., and can be easily implemented in smart power technologies. However, depending on the application, the geometry and applied biases can be dramatically different in an LDMOS. While the low voltage (Breakdown voltage,  $V_{bd} \sim 10 - 15$  V) LDMOS usually have an oxide of thickness 10 - 20 nm, medium or high voltage LDMOS ( $V_{bd} > 35$  V) features shallow trench isolation (STI) oxide of thickness ~ 100 nm. However, current crowding around the STI-corners during device operation enhances the HCD. As a result, LDMOS with local oxidation of silicon (LOCOS) structures has been adapted, a few years ago [189].

Even though the initial studies of HCD in LDMOS date back a few decades ago, the physical mechanism of degradation is not fully understood, thus requiring device-specific, time-consuming and expensive qualification of every technology, even those with minor geographical or doping variation. Sharma et. al. [190] emphasized that the cold carriers must be considered in order to model the HCD accurately in n- and p-type LDMOS. Tallarico et. al., [189] investigated the HCD in both LOCOS and STI -LDMOS and highlighted the role of cold carriers in modeling HCD. According to their analyses, single hot electron collisions are the dominant mechanism of HCD in LOCOS LDMOS; in contrast, cold carriers play a significant role in the degradation of STI LDMOS at higher stress voltages. Reggiani et al. [191], also reaches a similar conclusion for STI LDMOS, using two different types of LDMOS (a short, low voltage and a long, high voltage LDMOS). In a different report by Tallarico et al. [192], single hot electron collisions have been shown to play a major role in the degradation of LDMOS featuring customized thick oxides (selective LOCOS). All these conclusions are drawn by calibrating parametric degradation (e.g.,  $\Delta I_{D,lin}$ ,  $\Delta V_{th}$ ) using TCAD-HCD models. However, the lack of a feasible experimental approach to extract  $N_{it}(x)$  in LDMOS, made it challenging to verify the  $N_{it}(x)$  obtained from the TCAD models, thus undermining the whole process. As a result, there is a longstanding interest in the power electronics industry to understand the underlying mechanism in order to construct a predictive degradation model. In this chapter<sup>1</sup>, we determine the physical mechanism of HCD in a non-LOCOS and LOCOS LDMOS using TCAD and demonstrate the capability of Super Single Pulse Charge Pumping (S<sup>2</sup>PCP) technique to extract  $N_{it}(x)$  at various points in the LDMOS. Using TCAD simulations and experiments, we try to understand how the device geometry impacts the degradation mechanism. This analysis establishes the robustness and identifies the limitations of TCAD modeling of HCD in LDMOS devices.




Figure 5.1. A schematic of (a) non-LOCOS LDMOS, and a (b) LOCOS LDMOS.

The non-LOCOS LDMOS usually operate at a relatively lower voltage ( $V_{bd} = 10 - 15$  V) and have thinner oxides (~ 100 nm) than LOCOS LDMOS, and have applications in automotive parts (e.g., switches, airbag deployers), health-care equipment (e.g., implantable defibrillators, insulin pumps, glucose meters, neural stimulator), etc [144]. A schematic representing the two LDMOS is shown in Fig. 5.1.

# 5.2 Hot Carrier Degradation in High Voltage Transistors

It is well known that the dissociation of the Si-H bonds causes HCD at the siliconinsulator interface. Si-H bonds in the interface are formed in an annealing step following the dielectric deposition. The annealing step is essential to passivate the dangling Si bonds, which, if left unpassivated, can capture a charged carrier and degrade the device mobility.

One of the most popular models of HCD is the Lucky Electron Model, which states that under the influence of electric field, some electrons possesses high energy (hot electrons),

<sup>&</sup>lt;sup>1</sup> $\uparrow$ Some of the content of this chapter is based on Ref. [106]

enough to surmount he Si-SiO<sub>2</sub> barrier, without losing energy or being scattered back to the channel, and then can depassivate these Si-H bonds by depositing its energy [193]. The energy of Si-H bonds is ~1.5 eV [19], [194]; therefore, the energy of at least 1.5 eV is required to dissociate the bonds. Around the 1970s, when HCD was first reported, the supply voltage of the MOSFETs far exceeded the Si-H bond energy; therefore, HCD was a dominant degradation phenomenon. As supply voltage decreased, HCD decreased, only to re-emerge again at low voltages [19]. In a report in 1992 [195], HCD was found in a transistor, with supply voltage, less than 1 V. The concept of 'cold' carriers was then introduced to explain the phenomena.

These cold carriers depend on the scattering mechanisms (impact ionizations, electronphonon, and electron-electron scattering, etc.) to exchange energy and populate the high energy tail of the electron distribution. In addition, due to multi-vibrational excitations (MVE), the Si-H bond disruption can be initiated by multiple cold carriers, instead of a single hot carrier. Thus, multiple-particle (MP) model was used to successfully explain the HCD for scaled devices with supply voltage less than 1 V. Pioneering work in this area has been done by Hess [176], [196], Bravaix [194], [197], [198], etc. The mechanism of HCD in power transistors, which are traditionally long-channel devices, was still believed to be caused by the single-particle (SP) mechanism. However, it was recently reported that even for power transistors, MP, or a combination of SP and MP, is responsible for HCD, depending on the applied bias and geometry. Therefore, modeling the physical mechanism in the power transistor depends on a sophisticated analysis of how the carrier ensemble is distributed over energy. This means that the carrier or electron energy distribution function (EEDF) is required to model HCD in transistors correctly. Fig. 5.2 provides the schematic representation of how a typical EEDF evolves as the electrons move from the source to drain in a MOSFET. When the electrons are near the source, they are in equilibrium and follow a Maxwellian distribution. As the electron ensemble moves towards the drain region, they become increasingly non-equilibrium; however, the average energy drops to the equilibrium value as the ensemble reaches the drain region.




Figure 5.2. Schematic representation of EEDF evolution, from source to drain in a MOSFET.

# 5.2.1 Obtaining the Electron Distribution by Solving BTE numerically

The EEDF can be obtained as a solution of the Boltzmann Transport Equation (BTE). BTE is a semiclassical approach to describe the trajectory of a particle using Newtonian mechanics and probabilistic scattering rates. Solving the six-dimensional BTE is complicated, and statistical integration methods based on Monte Carlo techniques which were proposed for solving BTE in 1960s, are still relevant. Other approaches to solving BTE involves the scattering matrix method [199], [200], cellular automata methodologies [201], [202], spherical harmonics expansions [203]–[205], etc., which are implemented in device simulators (e.g., TCAD Sentaurus), or have their own dedicated solvers to obtain the EEDF (e.g. ViennaSHE [206]).

The moment-based approaches of solving BTE remains a popular methodology for modeling electron transport in device simulators. First proposed by Roosbroeck [207] in 1950s, then demonstrated by Gummel for a practical device in 1960s [208], drift-diffusion is the most basic transport model for transistors. The drift-diffusion model can be derived by taking the first two moments of BTE and truncating them with some assumptions. The model is very well researched and implemented in all typical device simulators [209]. However, the drift-diffusion model cannot be used to describe the physics of hot electrons because it assumes that the electric field inside the device doesn't vary rapidly in the order of mean free path. To solve this, the hydrodynamic models (obtained by taking the first four moments of BTE) were developed [205]. These models are extensively implemented in device simulators and can calculate average energy, velocity, and electron density when solved along with the current continuity equations. However, there are persistent accuracy concerns with the hydrodynamic models [210].

One of the most commonly used deterministic approaches to solving BTE is that of the spherical harmonic expansion. This is based on the fact that the distribution of the electron momentum in equilibrium shows a spherical symmetry, and the distribution function can be represented with a zeroth-order expansion [203]. Although well known since 1960s, as evident from the reports of Baraff et al. [211], it was not widely adopted for device simulations until the analyses by Goldsman et al. [203] and Gnudi et. al [204] in 1990s. These early works represented the distribution as a perturbation of the equilibrium state, which is given as:

$$f(k^*) = f_0(E) + k^* g(E) \cos\theta \tag{5.1}$$

where  $f(k^*)$  is the distribution function in one of the first conduction valleys of  $k^*$  space,  $f_0(E)$  is the coefficient of the first Legendre polynomial,  $k^*g(E)$  is the coefficient of the second Legendre polynomial, and  $\theta$  is the angle between the electron wave vector and the electric field in the starred space. Notable contributions to the development of the spherical harmonics expansion method for device simulation include: extension of the SHE method to arbitrary order by Hennacy et al. [212]; inclusion of full-band effects by Vecchi et al. [213]; approaches to handle hot electrons, impact ionization [214], etc. by researchers from the University of Bologna; discretization methods by Ringhofer [215] etc. Such consistent efforts made spherical harmonics expansion one of the most popular methods to model electron transport and distribution in classical and emerging low and high voltage transistors. The TCAD analyses and degradation modeling presented in this chapter uses spherical harmonics expansion models.

# 5.2.2 Analytical Approaches to Obtain the Electron Distribution

Although deterministic BTE solvers are implemented in device simulators, they are sometimes computationally taxing and occasionally expensive. Therefore, there have been some attempts to represent the non-equilibrium distribution of electrons using analytical or numerical functions [216].

One of the most common approaches to represent the non-equilibrium carriers is by 'heated Maxwellian' distribution, which is given as [210]:

$$f_0(E) = A \mathrm{e}^{-\frac{E}{k_B T_\mathrm{e}}} \tag{5.2}$$

where  $k_B$  is the Boltzmann constant,  $T_e$  is the electron temperature, and A is a fitting parameter. However, the Monte Carlo simulations showed that the behavior of EEDF is not Maxwellian-like near the drain region of the MOSFET, and therefore will induce error in the HCD models. Cassi et al. [217], proposed a non-Maxwellian model, given as:

$$f_0(E) = A e^{-\frac{\chi E^3}{\varepsilon^{1.5}}}$$
(5.3)

where  $\chi = 0.1$ , A is a fitting parameters, and  $\varepsilon$  is the local electric field. However, this model reportedly underestimates the EEDF and interface trap  $(N_{it})$  in LDMOS devices. Some modifications of this model were reported in the literature to overcome the issues, for e.g., the Hasnat et al. [218], replaces the local electric field was replaced by a function of carrier temperature; however, still underestimating the reported  $N_{it}$  values. Reggiani et al. [219] proposed a model to represent the non-equilibrium EEDF for modeling HCD in LDMOS devices. The model is given as:

$$f_0(E, x, y) = \frac{1}{A(x, y)} \exp\left[-\alpha(x, y) \frac{\gamma(E)}{k_B T_{\rm e}(x, y)}\right]$$
(5.4)

where A(x, y) and  $\alpha(x, y)$  are fitting parameters,  $\gamma(E)$  is the band-structure non-parabolicity which is given as:

$$\gamma(E) = \frac{E(1+\delta E)}{1+\beta E} \tag{5.5}$$

where  $\delta$  and  $\beta$  are fitting parameters. To solve Eq. 5.4, the electron density, gradient of quasi-Fermi level, and electron mobility were obtained from TCAD as a function of the coordinate (x,y). The electron temperature was obtained following the relation:

$$T_{\rm e} = T_L + \frac{2q\tau\mu F^2}{3k_B} \tag{5.6}$$

where  $T_L$  is the lattice temperature, q is the absolute value of electron charge,  $\tau$  is the energy relaxation time (~0.35 ps for electrons and ~0.4 ps for holes), and F is the gradient of quasi-Fermi level. The parameters A(x, y) and  $\alpha(x, y)$  are then obtained requiring that:

$$n(x,y) = \int_0^{E_{\max}} f_0(E,x,y)g(E)dE$$
(5.7)

$$T_{\rm e}(x,y) = \frac{2}{3k_B} \frac{\int_0^{E_{\rm max}} Ef_0(E,x,y)g(E)dE}{n(x,y)}$$
(5.8)

Eq. 5.4 can be numerically solved using Matlab, and the EEDF of an LDMOS can be obtained at the channel and drift region. To improve the accuracy of the non-equilibrium distribution functions, Grasser et al. [220], proposed a model similar to that of Sonoda's [221], considering the contribution of both hot and equilibrium carriers. The model is given as:

$$f_0(E) = A \exp\left[-\left(\frac{E}{E_{ref}}\right)^b\right] + C \exp\left[-\frac{E}{k_B T_e}\right]$$
(5.9)

and uses five parameters (A,  $E_{ref}$ , b, C and  $T_e$ ) to describe the distribution function. Eq. 5.9 is solved similarly to Eq. 5.4 by obtaining the electron density, gradient of quasi-Fermi level, and electron mobility from a device simulator and then solving for the parameters. Eq. 5.9, shows good agreement with the EEDF obtained from the deterministic BTE solver based on spherical harmonics expansion, ViennaSHE [216].

While these approaches bypass the computational time and resources by modeling the distribution function analytically, they still require the location-dependent electron density, electric field, and electron mobility from a device simulator using drift-diffusion models, which may not be precise. Therefore, in this chapter, we use spherical harmonics expansion, integrated with TCAD Sentaurus, from Synopsis, for our analyses and modeling.

### 5.3 Calibration of the Simulation Deck

# 5.3.1 Calibration of the Transfer and Output Characteristics

All the experiments and simulations have been done on n-channel LDMOS devices fabricated on Silicon wafers by Texas Instruments. Inc. Two types of LDMOS devices are used in this chapter: non-LOCOS LDMOS and LDMOS, whose schematic was given in Fig. 5.1.

The breakdown voltage,  $V_{bd}$  for non-LOCOS LDMOS was ~13 V and for LOCOS LD-MOS,  $V_{bd}$  was 35 V. To facilitate high  $V_{bd}$ , the LOCOS LDMOS has a longer drift region (~2.5 × longer than non-LOCOS LDMOS). LOCOS LDMOS also have visibly thicker oxide (~5 × thicker than non-LOCOS LDMOS) to achieve higher endurance to degradations. A field plate is present is present in LOCOS LDMOS to overcome the effects of high surface electric field. The gate fully covers both channel and drift regions in the two types of LDMOS.

2D simulations were carried out in TCAD Sentaurus by Synopsis, to investigate the device features in different operating conditions. A sample TCAD code for non-LOCOS LDMOS is given in Appendix. C. The carrier transport was solved using the first-order spherical harmonics expansion of the BTE. The thermal and impact ionization models were turned on to capture the device behavior. Experiments were carried out using the Keysight B1500A Semiconductor Device Analyzer and source measurement units (SMUs). As shown in Fig. 5.3, TCAD accurately reproduces both the transfer and output characteristics of the non-LOCOS and LOCOS LDMOS. The TCAD setup is now ready for further analysis.




Figure 5.3. TCAD Calibration of the output and transfer characteristics of a non-LOCOS LDMOS ((a) & (c)), and a LOCOS LDMOS ((b) & (d)), respectively.

# 5.3.2 Device Characteristics from TCAD

Pristine device analysis by TCAD at different biases can provide insights into the 'hot spots' of degradation. For HCD, the electric field needs to be high, the electrons need to be 'hot', and there should be a high density of electrons. We, therefore, take a cutline along the  $Si/SiO_2$  interface in a non-LOCOS and a LOCOS LDMOS to comprehend if HCD hotspots are present, as shown in Fig. 5.4.

For non-LOCOS LDMOS, the absolute electric field is higher at the drift region at low  $V_G$   $(V_D = 5 \text{ V})$ , and then starts redistributing in the channel and drift region at higher  $V_G$  [144].

This is because at low  $V_G$ ,  $V_{GD}$  is higher, leading to a high electric field in the drift region. At high  $V_G$ ,  $V_{GD}$  decreases while increasing the  $V_{GS}$ . This field redistribution depends on the device geometry and doping. At high  $V_D$  (10 V), the field increases in the drift region, which would lead to higher degradation, and hence positive voltage acceleration in HCD. The electron density, decreased slightly at a higher  $V_D$ , as seen from 5.4.

The electron temperature, calculated from the spherical harmonics expansion, peaks at the drift/drain corner at high  $V_D$ , marking the hotspot for HCD at high  $V_D$ . From TCAD 2D profiles, it was found that the maximum electron temperature at a certain  $V_G$ ,  $V_D$  occurs slightly below the interface in bulk. From this analysis, two distinct hotspots for HCD was identified for a non-LOCOS LDMOS: one in the drift for low  $V_G$ , High  $V_D$ , and one in the channel region for high  $V_G$ , High  $V_D$ . Chapter 4 reached a similar conclusion in a non-LOCOS LDMOS, using a phenomenological approach.

The analysis of LOCOS LDMOS is much complicated than a non-LOCOS device, as shown in Fig 5.4. A longer drift region leads to a higher  $V_{bd}$ , but it also gives rise to additional complexity in the device characteristics. At low  $V_D$  (5 V), the LOCOS device, essentially behaves like a non-LOCOS device, with the peaks of electric field switching between the channel and the accumulation region depending on the  $V_G$  bias. However, when a high  $V_D$  (25) V) is applied, the electric field at the end of the LOCOS dominates and becomes the primary hotspot for HCD in the device. The electron density is orders of magnitude lower compared to the non-LOCOS device, because the inversion is formed much below the interface, into the bulk. The electron temperature follows the electric field profile, and a discernable peak is observed at the end of the LOCOS. An overall reduction in electric field, electron density is observed in non-LOCOS LDMOS, compared to LOCOS. However, at the same time strong localization of large electric fields are observed in LOCOS LDMOS, which may balance out the advantages of lower electric field. Interestingly, higher  $V_G$  gives rise to a higher peak in the electric field, electron density, and electron temperature, indicating a positive voltage acceleration of HCD. Therefore, although three different hotspots of degradation are identified in the LOCOS LDMOS, in practice, two hot spots (channel and accumulation (or at the beginning of LOCOS)) will be active at a low/high  $V_G$ , low  $V_D$  and only one hotspot (at the end of LOCOS) will dominate the device degradation at a low/high  $V_G$ , high  $V_D$ .





Figure 5.4. Cutline plots for absolute electric field (MV/cm), electron density (cm<sup>-3</sup>), and electron temperature (K) at the Si-SiO<sub>2</sub> interface, obtained from TCAD for a non-LOCOS LDMOS and a LOCOS LDMOS.

The effect of these hotspots can be easily seen in the EEDF of the pristine devices. For non-LOCOS LDMOS, at low  $V_G$ , low  $V_D$  (5 V), the  $T_e$  for majority of the electrons in the channel region, calculated from the slope of EEDF, is slightly above 300K (Fig. 5.5 (a)), however at high  $V_G$ , low  $V_D$  the electrons start getting heated (Fig. 5.5 (c)). Fig. 5.5 (b) shows that the drift region has hotter electrons than the channel region due to a higher electric field. Although the electrons in the channel region are relatively insensitive to the



**Figure 5.5.** EEDF of the non-LOCOS LDMOS. EEDF of a selected point in the middle of the channel at (a)low  $V_D$  (5 V) and (c) high  $V_D$  (10 V). EEDF of a selected point in the middle of the drift at (b)low  $V_D$  (5 V) and (d) high  $V_D$  (10 V).

increases in  $V_D$ , a significant number of electrons in the drift region get very hot at high  $V_G$ , high  $V_D$  (Fig. 5.5 (d)).

The EEDF of various points in a LOCOS LDMOS is shown in Fig. 5.6. For low  $V_D$  (5 V), the electric field peak is in the accumulation region (or at the beginning of the LOCOS), as seen in Fig. 5.4. This gives rise to hot electrons in that region, as shown in Fig. 5.6. The electrons in all other points (middle of the channel, middle of LOCOS, and end of

LOCOS) are relatively colder with temperature,  $T_{\rm e} \sim 300$ K, as calculated from the slopes of the EEDF. When a high  $V_D$  (25 V) is applied, the  $T_{\rm e}$  remains similar for electrons in the channel and the accumulation region, but the electrons near the end of the LOCOS become dramatically hot, and dominates the degradation mechanism. Therefore the EEDF analyses take a deeper look into the electron ensemble characteristics as foreseen by the cutline profiles while providing a solid framework for the understanding of the physical mechanism of HCD in a non-LOCOS and LOCOS LDMOS.




Figure 5.6. The EEDF profiles of various selected points of LOCOS LDMOS.

# 5.4 TCAD Modeling of Hot Carrier Degradation

HCD is attributed to the interface defects due to various applied bias. In the previous section, we have identified the driving forces behind defect formation. In this section, we will first subject the devices to HCD experiments, and then use TCAD to model the degradation to gain additional insights.

# 5.4.1 Hot Carrier Degradation Experiments

The electrical stress experiments for HCD were done by programming Keysight B1500A Semiconductor Device Analyzer for the non-LOCOS and LOCOS LDMOS. Source measurement units (SMUs) were used to perform the stress and the current-voltage sweeps. All the HCD experiments were carried out at room temperature and in a DC stress-measure-stress (SMS) pattern. In the  $I_D$  -  $V_G$  measurement phase, the drain bias  $V_D$  is set as 0.1 V while sweeping the gate bias,  $V_G$ . The linear drain current  $I_{D,lin}$ , is defined at  $V_G = 5$  V. The stress  $V_D$  and  $V_G$  was selected depending on the device under test. The data collected was analyzed using Matlab and HCD parameters, such as  $\Delta I_{D,lin}(\%)$ ,  $\Delta V_{th}(\%)$  etc., were extracted.

### 5.4.2 Hot Carrier - Safe Operating Area

Doing the HCD experiments in a device is extremely time-consuming (> 1000 seconds of stress for each device) and expensive. One has to measure multiple identical devices at various combinations of  $V_G$  and  $V_D$ , in order to predict the lifetime. While one of the most powerful approaches to avoid this labor-intensive work is to obtain the universal scaling of degradation as shown in Chapter 4, the other way is to construct the hot carrier-safe operating area (HC-SOA), from a series of stress experiments at various  $V_G$  and  $V_D$ . Another way to obtain HC-SOA is to do HCD in a few but wide variations of  $V_G$  and  $V_D$ , and then calibrate the experiments with a suitable degradation model in TCAD. Once calibrated at a wide range of  $V_G$  and  $V_D$ , the model becomes predictive and can be used to generate the degradations at desired combinations of  $V_G$  and  $V_D$  to acquire the HC-SOA. However, the TCAD approach has some challenges, which will be discussed in Sec. 5.4.5.

Generally, the SOA in LDMOS devices can be broadly classified into short-term SOA and long-term SOA [135]. The short-term SOA usually involves catastrophic device failure mechanisms [222] like impact ionization and thermal runaway, while HC-SOA [134] falls into the long-term SOA category. A common procedure to plot the HC-SOA is to measure degradation at various  $V_G$  and  $V_D$  and extrapolating to find the time taken for a predetermined amount of degradation (generally 10% of the pristine device [134]).




Figure 5.7. Experimentally measured HC-SOA, obtained by monitoring  $\Delta I_{D,lin}(\%)$  for (a) non-LOCOS LDMOS and (b) LOCOS LDMOS, after stressing for an arbitrary time.

Here, we will monitor the  $\Delta I_{D,lin}(\%)$  of non-LOCOS and LOCOS LDMOS for 10 (%) degradation, but refrain from any extrapolation because of the complicated interdependencies of the hotspots and applied biases, as described in the previous section. As seen from Fig. 5.7, the HC-SOA of non-LOCOS LDMOS exhibits a non-linear dependence on the  $V_G$  and  $V_D$ , whereas the LOCOS LDMOS demonstrates a monotonous dependence. This is because, in a non-LOCOS LDMOS, the electric field redistributes itself, and depending on the applied bias and stress time, either the channel or the drift region dominates the degradation, leading to a multi-hotspot feature in the HC-SOA. On the other hand, in a LOCOS LDMOS, at sufficiently high  $V_D$ , only one hotspot, located at the end of the LOCOS, dominates the degradation. Therefore, the HC-SOA experiments concur with the insights gained from the TCAD simulation of the pristine device. The TCAD will be used to model the HCD parameters as demonstrated in the next section.

#### 5.4.3 TCAD Modeling

Although HCD has been researched over a few decades, the exact nature and role of hot electrons and holes, in the degradation of high voltage transistors is still being discussed.

This is partly due to the varying geometries and doping profiles of high voltage transistors depending on the applications and partly due to their inhomogeneous implantation in device simulators (e.g. TCAD Sentaurus). One of the most popular models of HCD, implemented on TCAD, is based on the solution of the reaction-drift-diffusion kinetic equation. The reaction model is based on Arrhenius approximation and empirically depends on electric field and hot electron/hole densities. With the implementation of the spherical harmonics expansion of the BTE [203] in TCAD, the reaction model can predict the degradation of STI LDMOS in various stress conditions. While attempts have been made to include the 'drift' part of the model in the degradation kinetics [223], it is currently not implemented in TCAD for robust LDMOS simulations. In this chapter, the reaction model, popularly known as the Hot Carrier Stress (HCS) degradation model, based on the research by Reggiani et al. [191], will be used for modeling, and the reservations will be discussed. The different mechanisms of bond breakage in this model is based on the works in Refs. [194], [224], [225].

From MOS degradation kinetics, the interface trap generation in a transistor is given as [226]:

$$\frac{dN_{it}}{dt} = k_f (N_0 - N_{it})$$
(5.10)

where  $N_{it}$  is the interface trap concentration,  $N_0$  is the total number of interface bonds available, t is the stress time, and  $k_f$  is the forward reaction rate. Solving the differential equation, we get:

$$N_{it} = N_0 (1 - e^{-k_f t}) \tag{5.11}$$

Eq. 5.11 gives the number of interface traps generated when a transistor is stressed for a certain time, t. The forward reaction rate,  $k_f$  depends on the bond energy, which was assumed to be discrete here. However, it was later determined that a continuous distribution characterizes the activation energies in a transistor [176]–[178], [227]. Therefore, both the interface traps and reaction rate becomes functions of bond energy. A distribution,  $g_A(E)$ , obtained by derivative of the Fermi functions, is given as [228]:

$$g_A(E) = \frac{N_0}{\sigma} \frac{e^{-(E - E_{AV})/\sigma}}{\left(1 + e^{-(E - E_{AV})/\sigma}\right)^2}$$
(5.12)

where  $E_{AV}$  and  $\sigma$  are the mean and standard deviation of the energy distribution. The reaction rate is given as:

$$k_f(E) = k e^{-\frac{E - E_{AV}}{k_B T_e}}$$
(5.13)

The interface trap concentration then becomes:

$$N_{it} = N_0 \int_{E_{AV}-m\sigma}^{E_{AV}+m\sigma} g_A(E) \left(1 - e^{-k_f(E)t}\right) dE$$
(5.14)

The HCD has since been described as a resultant of two competing processes: single-particle (SP) and multiple-particles (MP). Individual contributions of SP and MP to the  $N_{it}$ , can be calculated using models described in [194], [225], [229]. The reaction rate for both the processes is given as:

$$k = \int_{E_{SP/MP}}^{\infty} f_0(E)g(E)u_g(E)\sigma(E)dE$$
(5.15)

where  $f_0(E)$  is the EEDF, g(E) is the density of states,  $u_g(E)$  is the group velocity, and  $\sigma(E)$  is the capture cross-sections for the SP and MP processes. A Keldish-like formulation was used to model the capture cross-section, which is given as [230]:

$$\sigma(E) = \sigma_0 \left(\frac{E - E_{SP/MP}}{k_B T}\right)^{p_{SP/MP}}$$
(5.16)

where  $p_{SP/MP}$  is the exponent characterizing SP and MP and  $\sigma_0$  is a fitting parameter. The total interface trap formation is therefore given as:

$$N_{it,total} = N_{it,SP} + N_{it,MP} + N_{it,TE}$$

$$(5.17)$$

where  $N_{it,SP}$  is the  $N_{it}$  due to SP process,  $N_{it,MP}$  is the  $N_{it}$  due to MP process, and  $N_{it,TE}$  is the thermally generated  $N_{it}$ . This model is implemented in TCAD, with the parameters (probability of SP/MP process, capture cross-sections of SP/MP, etc.), subjected to fitting for a particular device.

# 5.4.4 TCAD Calibration

The Hot-carrier stress (HCS) degradation model was implemented in a 2D simulation deck for both non-LOCOS and LOCOS LDMOS. The transport models were kept similar to the initial calibration. The generated  $N_{it}$  was assumed to be acceptor-like. Although there are about 25 parameters are available to be calibrated, so that the model matches the experiments, only 8 parameters (maximum number of interface bonds  $N_0$ ; activation energy for the SP and MP process,  $E_{SP}$ ,  $E_{MP}$ ; fitting parameter for SP and MP process,  $\sigma_{SP}$ ,  $\sigma_{MP}$ ; exponents characterizing the SP and MP process,  $p_{SP}$  and  $p_{MP}$ ; and activation energy for the thermal process,  $E_{TH,0}$ ) were found to have a significant effect. The calibration of the HCS degradation model with HCD experiments in non-LOCOS and LOCOS LDMOS should be done in a way so that a same set of parameters can be used to match the degradation in both of the devices. From the experimental  $\Delta I_{D,lin}$  curves in Fig. 5.8, it was found power-law exponents varied from  $\sim 0.7$  to  $\sim 0.1$  and from  $\sim 0.5$  to  $\sim 0.2$  for the LOCOS and non-LOCOS LDMOS, respectively. Despite the different geometry, exponents, and range of applied bias, it was determined that the SP process is the dominant degradation mechanism in both the LDMOS devices, and the calibration can be achived by varying only two parameters (out of the 25!) in both the devices. A similar analysis by Tallarico. et al. [189], also found that SP process is the dominant physical mechanism of degradation in LOCOS LDMOS devices. The calibration is shown in Fig. 5.8.

Once the calibration is obtained at multiple voltages, as in Fig. 5.8, the underlying mechanisms can be studied. One can monitor the change in the electric field around the LOCOS edges, electron temperature, electron mobility, current density, etc. with increasing stress time at different  $V_G$  and  $V_D$  from TCAD [219].

Along with predictive modeling of degradation, perhaps the most crucial advantage that TCAD provides is the ability to monitor interface trap generation at any given coordinate, with stress time. This is shown in Fig. 5.9. In the non-LOCOS LDMOS, we monitor the  $N_{it}$  in the drift and the channel. The  $\Delta N_{it}$  in the drift region is higher for both  $V_G$  and  $V_D$  combination in this case. This is because of the higher electric field, electron density, and electron temperature in the drift region, as shown in Fig. 5.4. The  $\Delta N_{it}$  in the channel




Figure 5.8. TCAD Calibration of  $\Delta I_{D,lin}(\%)$  using HCS degradation model in TCAD, for (a) non-LOCOS LDMOS and (b) LOCOS LDMOS.

region is orders of magnitude smaller than that of the drift region at low  $V_G$  (1.5 V). However with increasing  $V_G$ ,  $\Delta N_{it}$  in the channel region also increases. This was phenomenologically determined in the previous chapter, using universal scaling curve.

For the LOCOS LDMOS, the  $\Delta N_{it}$  in the beginning of the LOCOS region is much higher than at the end of the LOCOS at  $V_G = 1.3$  V, and  $V_D = 16$  V. However, as we increase the  $V_D$  to 20 V, dramatic change in the  $\Delta N_{it}$  at the end of the LOCOS region is found. This was anticipated from the profiles of the electric field, electron density, electron temperature and EEDF earlier in this chapter, but now the evolution of  $\Delta N_{it}$  with stress-time can be visualized, from the HCS degradation model.

# 5.4.5 Challenges Associated with TCAD Modeling of Hot Carrier Degradation

Some of the challenges and pitfalls associated with TCAD modeling of HCD are listed here, as follows:

(a) Fitting parameters may not be unique: One should proceed with caution while reporting  $\Delta N_{it}$  of a specific location, because this procedure of determining  $\Delta N_{it}$  at the interface is based on fitting, and the fitting parameters may not be unique for a device. While a specific combination of values of the model parameters was used to fit the experimental




Figure 5.9. Interface trap determination, at various points in non-LOCOS and (b) LOCOS LDMOS.

curves in Fig. 5.8 (Fitting I), an entirely different, but close, set of combinations can also be used for fitting (Fitting II). It is possible that several other sets of parameters can be used to calibrate the data. It is entirely up to the user to determine the best fitting.

Fitting I and II is shown in Fig. 5.10. While both sets of values calibrate the experimental data quite well, the derived  $\Delta N_{it}$  and other parameters which are determined by postprocessing will be different. We monitor the  $\Delta N_{it}$  at the beginning, the middle, and the end of the LOCOS, at simulated 10000 s of stress (Fig. 5.10 (c)). We find that the values of  $\Delta N_{it}$  are different, but the overall trends are similar in both cases. Therefore, although TCAD can anticipate the pristine and stress device parameters and the trends of  $\Delta N_{it}$  very well, the exact values of  $\Delta N_{it}$  maybe derived differently by various users for the same device and will require additional experimental validation. One such approach of determining  $N_{it}$ experimentally, is known as charge pumping.

Despite a plethora of techniques in the literature (e.g., DCIV [231], charge-capacitance [232] etc.), the original charge pumping technique, demonstrated by Burgler and Jespers in 1969 [233], still remains one of the most powerful techniques for characterizing and spatially-




Figure 5.10. Fitting of the experimental degradation curves using two different sets of parameters (a & b). (c) The  $\Delta N_{it}$  values determined from two fittings appear to vary, but with similar trends.

profiling  $N_{it}$  in a MOSFET. The charge pumping technique is based on the simple idea that when a periodic pulse is applied at the gate of a MOSFET (with the source and drain grounded), a DC substrate current ( $I_{CP}$ ), proportional to  $N_{it}$ , gate area, and frequency, can be measured from either the source/drain or the body contact due to the recombination of majority and minority carriers at the device interface. The increase in  $I_{CP}$  of a stressed device can be used to quantify the time-evolution of  $N_{it}$ . For the LDMOS devices, charge pumping

technique faces two challenges: (a) This technique cannot be used if the body contact does not exist (as in floating body devices) or if the body contact is tied to source contacts. (b) The threshold voltage  $(V_{TH})$  and flatband voltage  $(V_{FB})$  needs to be determined precisely along the channel, to ensure that the applied gate pulse can pump sufficient majority and minority carriers. Unlike a classical MOSFET,  $V_{TH}$  and  $V_{FB}$  varies spatially from the channel (p-type) to drift (n-type) in an LDMOS [188]. Therefore, a novel CP technique, named Super Single Pulse CP (S<sup>2</sup>PCP) Technique (not discussed in this thesis), has been developed to resolve  $N_{it}$  Independently in the channel and the drain region. As shown in Fig. 5.11, S<sup>2</sup>PCP measurements in the non-LOCOS LDMOS confirms the fact that at low  $V_G$ , high  $V_D$ , the  $\Delta N_{it}$  at the channel region is much lower than that of the drift region but at high  $V_G$ , high  $V_D$ ,  $\Delta N_{it}$  at the channel regions increase rapidly. It is to be noted that a direct point-by-point comparison of  $\Delta N_{it}$  obtained TCAD and S<sup>2</sup>PCP technique is not possible because S<sup>2</sup>PCP can only determine the average  $\Delta N_{it}$  of the specific region. Nonetheless, the TCAD simulations are experimentally validated with the  $S^2PCP$  technique, thus providing not only the physical mechanism responsible for HCD but also a method to determine how crucial parameters ( $\Delta N_{it}$ , electron temperature, etc.) evolve temporally.





Figure 5.11. Determination of  $\Delta N_{it}$  in the channel and the drift region, using S<sup>2</sup>PCP Technique.

(b) Limited validity of the model: The second big challenge associated with TCAD is the bias range in which the degradation models are valid. The presence of  $\Delta N_{it}$  in the channel has now been confirmed by both TCAD and S<sup>2</sup>PCP experiments, but one wonders, if the  $\Delta N_{it}$  in the channel can physically lead to HCD in the channel as well as the drift region. The previous chapter establishes the universal scaling in LDMOS by deconvolving the degradation in the channel and the drift region, but universal scaling is a theory of  $N_{it}$ , not of HCD specifically. Moreover, the electron temperature plots (not shown here) show only one peak, and it is in the drift region, even at high  $V_G, V_D$ . So, there is a possibility that  $\Delta N_{it}$  is generated due to mechanisms other than HCD. Therefore, even though it might be possible to fit the parametric degradation curves ( $\Delta I_{D,lin}(\%), \Delta V_{th}(\%)$ , etc. ) using TCAD, it remains to be seen if it makes sense physically.

A couple of experiments were done to confirm the origin of  $N_{it}$  in the channel region of the non-LOCOS LDMOS, as shown in Fig. 5.12. Electrons can be injected into the SiO<sub>2</sub> at sufficiently high  $V_{GS}$ , and generate defects. This is known as the Fowler-Nordheim (FN) stress [234]. When FN Stress is applied, by setting  $V_{GS}$  to high, while grounding the drain contact, the  $\Delta V_{th}$  degrades with stress time. The HCD degradation at the same  $V_{GS}$ , but high  $V_{DS}$  ( $V_{DS} = V_{GS}$ ), is more than an order of magnitude higher, suggesting that the percentage of degradation in LDMOS, due to pure FN, in that applied bias, is modest. On the other hand, a reversal in gate current is detected at increasing  $V_D$ , suggesting the presence of an additional mechanism, other than pure HCD. If the electrons are able to tunnel through the oxide, they can drop down and initiate impact ionization in the poly-Si, producing high energy carriers to induce defect in the  $Si/SiO_2$  interface. This phenomenon is known as Anode Hole Injection (AHI). [235]. Therefore, at high bias, the degradation in LDMOS might also have contributions from FN stress and AHI mechanisms [236]. These phenomena are not implemented along with the HCD degradation models in TCAD and hence will be impossible to detect. Therefore TCAD modeling is very helpful in predicting degradations at low  $V_G$ , high  $V_D$ , as shown in this chapter, but caution should be exercised when projecting the values to high  $V_G$ ,  $V_D$ . This is why the HC-SOA, discussed in the previous section, may not be precise if determined by TCAD. The complete deconvolution of all the degradation



**Figure 5.12.** (a) Degradation due to FN stress and HCD stress in a non-LOCOS LDMOS. (b) Measured gate current at a fixed drain bias and varying gate bias.

phenomena in LDMOS at high biases, will require multiple experiments and modeling, which is beyond the scope of this thesis.

(c) **Convergence Issues**: Another challenge associated with TCAD modeling is that of convergence. Many times, this could be a numerical issue with the solver used. One can still follow the following approaches to converge TCAD simulations faster. The first approach is to change the mesh (fine or coarse) because the meshing controls the critical regions where the maximum fields are generated. A second suggestion is to switch off the temperature equations in the 'Solve' section, as the temperature may oscillate between very close values and give numerical issues to the solver. In addition, one can switch off the avalanche generation to improve the convergence. However, one must be careful and ensure that the effects like self-heating, or electron hole-pair generation, do not significantly influence the degradation before turning off the temperature and avalanche generation. One can also set the spherical harmonics expansion to a 'frozen' state so that the distribution is not updated at every point of the grid but needs to be cautious because errors can get introduced in the process. Therefore, in a nutshell, implementing TCAD to study the HCD and pristine characteristics

of a complicated device like LDMOS is very useful; however, one needs to be careful and be aware of the limitations of TCAD.

# 5.5 Summary

We have explored the physics behind the HCD mechanisms in non-LOCOS and LOCOS LDMOS using experiments and TCAD. The findings has been summarized below:

(a) Proper modeling of HCD requires monitoring the electron distribution as they travel from the source to the drain, under the influence of the electric field. Using spherical harmonics expansion in TCAD, the EEDF has been monitored at different locations in the both the LDMOS. Using TCAD, it was determined that non-LOCOS LDMOS has two hotspots (channel and drift) for HCD depending on the applied bias.

(b) While LOCOS LDMOS has three hotspots (channel, accumulation, and the end of LOCOS), the hotspots in the channel and accumulation are triggered at low  $V_G$ , low  $V_D$ , while the hotspot at the end of the LOCOS completely dominates the degradation at high  $V_G$ , high  $V_D$ . These characteristics of the hotspots also influence the HC-SOA.

(c) TCAD can also model the degradation at various  $V_G$ ,  $V_D$ . By calibrating the experimental data, TCAD presents an opportunity to monitor various device parameters (e.g.,  $N_{it}$ , electron temperature), which were otherwise difficult to comprehend. However, one must be careful with TCAD, because there are multiple fitting parameters with no unique set of solutions. Therefore, the post-parameters must be validated with experiments, if possible.

(d) Other challenges of TCAD include the possible deviation from pure HCD degradation to a combination of HCD, FN/PBTI, and AHI for LDMOS, which are not captured in TCAD. Therefore, although very helpful to determine the physical mechanisms behind the degradations, and predict degradations at arbitrary combinations of applied biases, the outcomes of TCAD, should be validated with experiments whenever possible.

Thus we have discussed all the advantages and pitfalls of modeling HCD using TCAD for LDMOS devices in this chapter.

# 6. CORRELATED EFFECTS OF RADIATION AND HOT CARRIER DEGRADATION ON LDMOS

# 6.1 Introduction

Commercial power transistors are ubiquitous in almost every automated process or application that controls and converts electric power in the industry (agriculture, automotive, etc.), home (refrigerator, microwave, etc.), or personally owned devices (e.g., cell phone charger). One of the most commonly used silicon-based power transistors is Lateral Double Diffused MOS (LDMOS). These transistors are often used in appliances or products, where they are subjected to high amounts of radiation (> 1 Mrad (Si) [85]), such as buck DC/DC converters for ATLAS detector at the Large Hadron Collider at CERN [237], space shuttles [238], and so on. The cumulative effects of such radiation exposure (i.e., Total Ionizing dose, TID) may lead to parametric degradation and functional failure [91]. Regarding TID, the most vulnerable part of a transistor is the insulator, where the electron-hole pairs are created as a consequence of the deposited radiation energy. It is presumed that under applied bias, the radiation-generated electrons are swept away quickly, but the holes linger in the oxide, owing to their low mobility, and hops towards the oxide/semiconductor interface. Some of the holes are trapped in the oxide as fixed charges, and the proton liberated during the transport may generate interface traps, which causes reliability issues. Fortunately, the oxide thickness in modern logic devices is below a couple of nm, leading to negligible TID effects [85], however, power transistors, such as the LDMOS, have thicker oxides (>10 nm)to sustain higher voltage bias. Naturally, these thick oxides remain vulnerable to TID.

Radiation is not the only concern for LDMOS. Due to it's operation at high bias, hot carrier degradation (HCD) is one of the most common reliability phenomena in LDMOS devices [2]. While several phenomenological [134], [239], and physics-based models [143], [183], [240] of HCD degradation of LDMOS have been proposed and validated over the years, the accuracy of those models in the presence of radiation has been rarely vetted. The generation of oxide traps and 'extra'  $\Delta N_{it}$ , during radiation, could alleviate or exacerbate HCD degradation. This assessment is vital because, once the transistors are deployed in a high-radiation environment, it might be dangerous and sometimes impossible to replace them. Therefore, we must modify the HCD models to explicitly account for radiation events and develop HCD-TID accelerated tests to prevent surprises and costly failures.

We can assess the combined degradation of an LDMOS in the presence of TID by quantifying the generation of oxide traps ( $\Delta N_{ot}$ ) and interface traps ( $\Delta N_{it}$ ) created during the radiation exposure. The trap concentration may be obtained by interpreting the time-dependent shifts of the *I-V* characteristics of the stressed devices. Other advanced techniques can be used as well. Although the original charge pumping (CP) technique developed by Burgler and Jespers [233] remains one of the most potent techniques for profiling  $N_{it}(x)$  in a MOS-FET, the complicated geometry of LDMOS requires that the technique be modified. Super Single Pulse Charge Pumping (S<sup>2</sup>PCP) technique [106], [187] is a novel modification of the original CP technique, which can quantify  $N_{it}$  in the channel and drift region of an LD-MOS. In this chapter, S<sup>2</sup>PCP is employed to measure not only  $\Delta N_{it}$  but also  $\Delta N_{ot}$  after the radiation exposure.

The correlation between HCD and TID effects in a practical scenario is complicated: the LDMOS may be exposed to radiation throughout its lifetime but experience HCD when turned ON for a short time during circuit;operation, or the LDMOS may be ON the whole time, but receive intermittent radiation. To emulate these scenarios, two experimental setups (HCD followed by TID,  $HCD \rightarrow TID$ ; and TID followed by HCD,  $TID \rightarrow HCD$ ) were analyzed for both non-LOCOS and LOCOS LDMOS.

This chapter is arranged as follows: Sec. 6.2 describes the experiment setup. Sec. 6.3 investigates the width dependence of LDMOS on radiation through various device characteristics. This section also shows that the S<sup>2</sup>PCP technique can be used to quantify the oxide traps and estimate the  $\Delta V_{TH}$ . Sec. 6.4 demonstrates the correlation between HCD and TID. We analyze two sets of experiments ((a). TID followed by HCD; (b). HCD followed by TID) to study the correlation of TID and HCD. Sec. 6.5 attempts to obtain the universal scaling of HCD after the device exposure to TID. Overall, this chapter presents a generalized reliability framework to quantify the impact of radiation on LDMOS transistors by considering the correlation of defects created by electrical stress and radiation from extra-terrestrial sources.

# 6.2 Experimental Setup

Two types of n-channel LDMOS transistors (non-LOCOS and LOCOS) were subjected to electrical bias and stress at different combinations of  $V_G$  and  $V_D$  at room temperature. Schematic of non-LOCOS and LOCOS LDMOS is shown in Fig. 6.1. Several devices of widths 2 - 100  $\mu$ m, were measured to study the device-width dependence of the impact of radiation. The electrical characteristics, stress experiments, and measurements were carried out using the Keysight B1500A Semiconductor Device Analyzer, where  $I_D - V_G$  sweeps were carried out using the source measurement units (SMUs). The bias conditions for  $I_D-V_G$ 




Figure 6.1. Schematic of (a) non-LOCOS and (b) LOCOS LDMOS, exposed to  $\gamma$  radiation.

sweeps were:  $V_D = 0.1$  V and  $V_G = 0 - 5$  V in steps of 50 mV. The LDMOS devices were subjected to gamma radiation using a Co-60 source at Purdue University, with a dose of 70 rad/min. The devices were exposed for several days to acquire a TID of 0.1, 0.5, 0.6, 1.2, and 1.8 Mrad (Si). All electrical properties were characterized immediately before and after the irradiation. To investigate the correlation of HCD and TID, two cases were considered: (i) TID followed by HCD ( $TID \rightarrow HCD$ ), as in Fig. 6.2(a). (ii) HCD followed by TID ( $HCD \rightarrow TID$ ), as in Fig. 6.2(b).

# 6.3 Impact of Radiation in LDMOS Device Geometry

To study the correlation between radiation and HCD in LDMOS transistors, it is important to explore the effect of radiation on a pristine transistor and see if there is any




Figure 6.2. Experimental setups (a) TID followed by HCD (b) HCD followed by TID.  $I_D - V_G(t_0)$ ,  $I_D - V_G(t_R)$ , and  $I_D - V_G(t_n)$  is the pristine transfer characteristics, post-radiation transfer characteristics, and the final-time transfer characteristics of the device, respectively.

geometry dependence of transistor degradation related to radiation dose (after all, HCD depends sensitively on device geometry).

# 6.3.1 Impact of Radiation on Drain Current

Non-LOCOS LDMOS: Right after the exposure to various TID, the drain current is measured and found to increase, as shown in Fig. 6.3(a). The threshold voltage,  $V_{TH}$ , measured by the constant-current method decreases with increasing TID, as shown in the transfer characteristics in Fig. 6.3(b). The blown-up snapshot of the subthreshold region is shown in Fig. 6.3(c), indicating an almost parallel leftward shift of the *I-V* subthreshold characteristics. This parallel shift is easily interpreted as being related to trapped holes within the oxide of an n-type LDMOS. Here,  $\Delta N_{ot}$  due to trapped charges enhances the electric field, and therefore, thus lowering the  $\Delta V_{TH}$  (~  $q(\Delta N_{ot} - \Delta N_{it})/C_{ox}$ ), which was seen in Fig. 6.3 (a), (b), and (c) and increases the current at the same applied bias [241]. The leftward shift indicates that contribution from  $\Delta N_{ot}$  is much larger than  $\Delta N_{it}$ , because a higher  $\Delta N_{it}$  would have moved  $V_{TH}$  to the right. To confirm this assertion, the change in subthreshold slope ( $\Delta SS \sim q\Delta N_{it}$ ) is extracted from Fig. 6.3 (b) and plotted w.r.t to TID




Figure 6.3. (a)  $I_D - V_D$  plot of non-LOCOS LDMOS transistors after exposure to different TID: 0.1, 0.5, 0.6, 1.2 and 1.8 Mrad (Si). (b) Dose-dependent  $I_D - V_G$  plot of LDMOS devices. (c) A blown-up snapshot of the  $I_D - V_G$ plot showing the impact of  $\Delta N_{ot}$ . (d) Change in subthreshold slope (SS) of the LDMOS under different TID. An eye-guide (blue dotted lines) is added to visualize the saturation trend.

in Fig. 6.3(d).  $\Delta$ SS of ~25 mV/dec was found at high TID, indicating the slight increase in  $\Delta N_{ot}$ . Moreover,  $\Delta$ SS begins to saturate beyond 1 Mrad (Si), and several devices of different widths (2.1, 4, 5  $\mu$ m) were measured to confirm the trend.

**LOCOS LDMOS:** Almost a similar trend is observed for LOCOS LDMOS devices, as shown in Fig. 6.4. The drain current increases with increases TID until the radiation, is high (TID: 1.8 Mrad (Si)) (Fig. 6.4 (a)). The leftward shift of the drain current indicates the




Figure 6.4. (a)  $I_D - V_D$  plot of LOCOS LDMOS transistors after exposure to different TID: 0.1, 0.6, 1.2 and 1.8 Mrad (Si). (b) Dose-dependent  $I_D - V_G$ plot of LDMOS devices. (c) A blown-up snapshot of the  $I_D - V_G$  plot showing the impact of  $\Delta N_{ot}$ . (d) Change in subthreshold slope (SS) of the LDMOS under different TID. An eye-guide (blue dotted lines) is added to visualize the saturation trend.

contribution from  $\Delta N_{ot}$  (Fig. 6.4(b) and (c)), while the unexpectedly lower drain current for 1.8 Mrad (Si) due to the increasing contribution of  $\Delta N_{it}$ . The  $\Delta$ SS of LOCOS LDMOS tends to saturate at higher TID, just like the non-LOCOS LDMOS.

### 6.3.2 Device Width Dependence

Non-LOCOS LDMOS: The trade-off between the breakdown voltage  $(V_{bd})$  and the specific on-resistance  $(R_{on,sp})$  is dictated by the drift region in an LDMOS transistor. While higher doping in the drift reduces the  $R_{on,sp}$ , the depletion width also reduces in reverse bias, leading to lower  $V_{bd}$  [93]. Instead of altering the doping, the device width is usually varied to meet the current requirements. Thus, it is essential to evaluate if there is any correlation between LDMOS device geometry and radiation dose. We already confirmed that  $\Delta$ SS is device-width independent. Here, Fig. 6.5(a) shows that the change in current  $(\Delta I_D (\%))$  is almost independent of device width except for the very narrow devices (< 5  $\mu$ m). The possible reason behind this observation could be geometric edge effects, which




Figure 6.5. (a) Variation of  $I_D$  due to different channel width in case of non-LOCOS LDMOS devices. (b) Dose-dependent  $V_{TH}$  variation. An eye-guide (blue dotted lines) is added to visualize the saturation trend..

become prominent in narrow-channel devices [242].  $\Delta V_{TH}$  increases with increasing TID, as shown in Fig. 6.5(b); however, it tends to saturate with higher TID, similar to  $\Delta$ SS (Fig




Figure 6.6. (a) Variation of  $I_D$  due to different channel width in case of LOCOS LDMOS devices. (b) Dose-dependent  $V_{TH}$  variation. An eye-guide (blue dotted lines) is added to visualize the saturation trend.

6.3(d)), so that  $\Delta V_{TH}$ ,  $\Delta SS \propto TID/(1 + TID)$ . This is due to the 'rebound effect' where  $N_{it}$  generation starts competing with  $N_{ot}$  formation. A similar trend of  $\Delta V_{TH}$  saturation has been observed when the devices were exposed to radiation of 1-6 Mrad [243], [244].


**LOCOS LDMOS:** For LOCOS LDMOS also,  $\Delta I_D(\%)$  is independent of device width (Fig. 6.6 (a)), and  $\Delta V_{TH}$  saturation tends to saturate (Fig. 6.6 (b)). To summarize, the impact of radiation in LDMOS (non-LOCOS and LOCOS) is device-width independent. Hence, all inferences drawn from this study are applicable for LDMOS with different widths and oxide thicknesses. The  $N_{it}$  due to TID can be quantified using a novel CP technique for both non-LOCOS and LDMOS LDMS, which is discussed in the following subsection.

# 6.3.3 Location Dependence of Radiation-Induced Defects

The Super Single Pulse Charge Pumping (S<sup>2</sup>PCP) technique (not described in this thesis) was used to monitor  $\Delta N_{it}$  in the channel and drift regions of LDMOS after various TID. The channel and drift regions in an LDMOS have different doping, oxide thickness, etc., and may potentially be impacted differently by the TID. The basic principle of the S<sup>2</sup>PCP and the detailed physics, simulations, and experimental validation are described in Refs [106], [187]. A schematic of the measurement setup is shown in Fig. 6.7(a), and the obtained transient currents are shown in Fig. 6.7(b).  $\Delta N_{it}$  can be calculated by comparing the extracted  $N_{it}$ before and after TID, as shown in Fig. 6.7(c). As expected,  $\Delta N_{it}$  increases as TID increases for both the channel and the drift regions. However the  $\Delta N_{it}$  generated in the channel region is higher than the  $\Delta N_{it}$  generated in the drift region, at the same TID. The enhanced electric field in the oxide of the channel region (band diagram is shown in Fig. 6.7(c, inset)), leads to a quicker removal of the TID generated electrons from the oxide [241]. Thus fewer holes were eradicated due to recombination, which can hop towards the Si/SiO<sub>2</sub> interface, creating H<sup>+</sup> ions to form higher  $N_{it}$  in the channel region.

Following the same principle as the Oxide-Trap Charge Pumping (OTCP) technique [245], the S<sup>2</sup>PCP technique can also estimate the  $N_{ot}$  generation. As more and more holes are generated due to higher TID, the electric field enhances, accelerating the recombination of the carriers. This leads to a temporal shift in the transient current with increasing TID, as shown in Fig. 6.7(b). This shift is compared to  $\Delta V_{TH}$  calculated by the constant current method from I-V curves in Fig. 6.7 (d), since  $\Delta V_{TH}$  of an LDMOS is primarily determined by the channel region alone [144], [246]. It is noteworthy that, for relatively low TID [<1 Mrad (Si)],  $\Delta N_{ot}$  obtained from S<sup>2</sup>PCP coincides with  $\Delta V_{TH}$  from *I-V* curves. The deviation under higher TID may be due to the rapidly increasing  $\Delta N_{it}$ , which saturates the  $\Delta V_{TH}$ obtained from  $I_D$  -  $V_G$  curves. Therefore, the same S<sup>2</sup>PCP technique can be used successfully to estimate both the  $\Delta N_{it}$  and  $\Delta N_{ot}$  in a non-LOCOS LDMOS transistor.

Designing pulses and biases for LOCOS LDMOS is way more complicated than the non-LOCOS device. This is because the extended drift region and unique geometry of the LOCOS oxide create a higher number of hotspots. Therefore, in addition to the channel and drift (or



**Figure 6.7.** (a) A schematic of the connections of DUT for S<sup>2</sup>PCP (Si). (b) The dose-dependent transient current, for floated source configuration. (c) Extraction of  $N_{it}(x)$ , using the transient current. (d) Threshold voltage shift measured from the transient currents.

accumulation) region, the edges of LOCOS (both at the beginning and in the end), and the middle of LOCOS in monitored in S<sup>2</sup>PCP. The resulting  $\Delta N_{it}$  due to TID at various points in the LOCOS LDMOS are shown in Fig. 6.7 (f). The detailed analysis and physics behind the evolution of  $N_{it}$  at each point in LOCOS LDMOS, is complicated due to the correlated effects of the electric field and LOCOS oxide thickness and is beyond the scope of this thesis. However, it is evident that the S<sup>2</sup>PCP technique can be used to the defects generated due to TID in a wide variety of LDMOS devices. With all these experiments on the pristine device and observations, we are now ready to explore the correlation between TID and HCD.

# 6.4 Correlated Hot Carrier Degradation and TID

# 6.4.1 TID followed by HCD: Threshold Voltage Shift

In the first set of experiments, radiation exposure is followed by HCD. The experiment was schematically represented as  $TID \rightarrow HCD$ , shown in Fig. 6.2(a). We have seen in the preceding section that  $V_{TH}$  decreases with increasing TID. However, when the hot carrier stress is applied to an already irradiated transistor (TID = 0.6 Mrad(Si) for example),  $V_{TH}$ 




Figure 6.8. (a) A schematic of the non-LOCOS LDMOS. (b) Dose-dependent  $\Delta V_{TH}$ , TID degradation due to HCD, preceded by TID, for a non-LOCOS LD-MOS. (c) Extraction of  $\Delta V_{TH}^*$ , after subtracting the initial shift due to TID. A pure HCD curve is also plotted for comparison. (d) A schematic of the LO-COS LDMOS. (e) Dose-dependent  $\Delta V_{TH}$  degradation due to HCD, preceded by TID, for a LOCOS LDMOS. (f) Extraction of  $\Delta V_{TH}^*$ , after subtracting the initial shift due to TID. A pure HCD curve is also plotted for comparison.

increases, as shown in Figs. 6.8 (b) and (c). This can be attributed to the hot carrier-induced generation of  $N_{it}$ , which counteracts the negative shift induced by  $N_{ot}$  generated due to TID. Fig. 6.8 (c) shows the time evolution of  $\Delta V_{TH,TID \to HCD}$  under different TID. Initial TID shifts  $V_{TH}$  differently for the three cases, due to different  $N_{ot}$  generated by TID.

To further analyze the  $V_{TH}$  introduced by HCD, we define a term  $\Delta V_{TH,TID \to HCD}^*$ , which is expressed as:

$$\Delta V_{TH,TID \to HCD}^* = \Delta V_{TH,TID \to HCD} - \Delta V_{TH,R}$$
(6.1)

where  $\Delta V_{TH,R}$  is the TID introduced  $\Delta V_{TH}$ . The key question here is: Does  $\Delta V_{TH,R}$  impact  $\Delta V_{TH,TID\to HCD}^*$ , or in other words, are the degradations correlated? The extracted  $\Delta V_{TH}^*$  is plotted in Fig. 6.8(c). It is interesting to note that, for the same HCD stress conditions (i.e., same stress  $V_G, V_D$ ), HCD induces more  $\Delta V_{TH}$  if it exposed to higher TID beforehand, suggesting an obvious correlation. If  $\Delta V_{TH}^*$  is fitted with a saturating power law, i.e.,

$$\Delta V_{TH,TID \to HCD}^{*} = \frac{A(V_G, V_D, T) t^m}{1 + B(V_G, V_D, T) t^m}$$
(6.2)

as it is done for to capture the time-kinetics of radiation-free HCD degradation [2], we find that the fitting parameters A and B are functions of  $V_G$ , and  $V_D$  as well as TID. The exponent, m, however, is independent of TID (m = 0.58) in Fig. 6.8(d). The correlated TID-dependence of HCD is easily understood: a higher TID enhances the effective electric field in the oxide, which accelerates the generation of  $\Delta N_{it}$  due to HCD. The cumulative effect of  $\Delta N_{it}$  due to radiation and enhanced  $\Delta N_{it}$  due to HCD leads to a higher  $\Delta V_{TH}^*$ degradation, compared to pure HCD, at the same applied bias (Fig. 6.8). To summarize,  $\Delta V_{TH,TID\rightarrow HCD}$  is given as:

$$\Delta V_{TH,TID \to HCD} = \frac{A\left(V_G, V_D, TID\right)t^m}{1 + B\left(V_G, V_D, TID\right)t^m} + \Delta V_{TH,R}$$
(6.3)

When the LOCOS LDMOS is subjected to TID, after HCD, an observation similar to non-LOCOS LDMOS was recorded (Fig. 6.8 (e)). After subtracting the initial shift, when  $\Delta V_{TH}^*$ is plotted with stress time, a power-law characteristic was observed, albeit with a different exponent ( $m \sim 0.45$ ). As a result, the  $\Delta V_{TH,TID \to HCD}^*$  for LOCOS LDMOS, shown in Fig. 68 (f), can be fitted with Eq. 6.3. The enhanced HCD for LOCOS LDMOS can be interpreted similarly as the non-LOCOS LDMOS.

Therefore, in this subsection, we have established that for  $TID \rightarrow HCD$ , TID and HCD are correlated and enhances the HCD. In the following section,  $HCD \rightarrow TID$ , where TID is done after HCD stress, will be investigated.

# 6.4.2 HCD Followed by TID

The experimental setup for this set, is schematically represented in Fig. 6.2 (b), as  $HCD \rightarrow TID$ . As seen from Figs. 6.9 (b), while the HCD induces slight degradation (right shift of  $V_{TH}$  degradation, seen from the slight increase in  $\Delta V_{TH}$ ), TID counterbalances HCD with a significant negative shift in  $V_{TH}$ . This is due to competing  $\Delta N_{ot}$  and  $\Delta N_{it}$  [243]. Therefore the initial conclusion is that, for  $HCD \rightarrow TID$ , TID improves the HCD ( $\Delta V_{TH}$ ), while the leakage current is also enhanced.

In  $HCD \rightarrow TID$  case, the HCD and TID appear to be correlated only at high TID. This is evident from Fig. 6.9 (c), where the  $\Delta V_{TH}$  shift introduced by the  $\Delta N_{ot}$  and  $\Delta N_{it}$  due to radiation, is decreasing at high TID, in contrast to the saturation observed in the pristine devices (Fig. 6.5 (b) and 6.6 (b)). It is likely that the aggregate  $\Delta N_{it}$  due to radiation and HCD compensate the impact of  $\Delta N_{ot}$  generated due to radiation.

Almost a similar trend is observed for the LOCOS Devices, including the shift in  $\Delta V_{TH}$ , post TID. While a direct comparison between non-LOCOS and LOCOS devices is not feasible due to different electric fields, resulting from different bias and oxide geometry, an important difference is identified in Fig. 6.9 (b)(zoomed image, right) and (d) (zoomed image, right), which may delineate the advanatges of a thick LOCOS. Despite having a similar shift in  $\Delta V_{TH}$  due to TID of 0.6 and 1.2 Mrad (Si), the LOCOS LDMOS has a lower reduction at 1.8 Mrad (Si). One of the most plausible reasons is the that lesser  $N_{it}$  is generated in LOCOS LDMOS during TID, thus alleviating the compensation of the impact of  $\Delta N_{ot}$ .

 $\Delta V_{TH,HCD\to TID}^*$  can be given as:

$$\Delta V_{TH,HCD\to TID} = \frac{A(V_G, V_D) t^m}{1 + B(V_G, V_D) t^m} + V^*$$
(6.4)




Figure 6.9. (a) Schematic of the non-LOCOS LDMOS (b)  $\Delta V_{TH}$  degradation due to HCD, followed by TID. A zoomed in image of the decrease in  $\Delta V_{TH}$  (or increase in  $-\Delta V_{TH}$ ) due to increased TID (right). (c) Schematic of the LOCOS LDMOS (d)  $\Delta V_{TH}$  degradation due to HCD, followed by TID. A zoomed in image of the decrease in  $\Delta V_{TH}$  (or increase in  $-\Delta V_{TH}$  due to increased TID (right).

where  $V^*$  represents the decrease (or the increase) in  $\Delta V_{TH,HCD\to TID}$  due to the correlated effects of TID and HCD. A and B here are bias dependent only. Therefore, while HCD is not as strongly correlated with TID for the  $HCD \to TID$  case, however, high TID influences the HCD. Although phenomenological models to represent the correlation between the HCD and TID are proposed here, it is not entirely clear if TID alters the classical degradation kinetics of HCD or not. A straightforward way to verify this is by obtaining the universal scaling curve, which will be discussed in the next section.

# 6.5 Universal Scaling of HCD

The universal degradation of HCD is based on the principle that a general form,  $N_{it} \sim f(t/\tau)$ , can describe the degradation in logic or power transistors, where  $\tau$  ( $V_G, V_D, G$ , etc.) is a characteristic function of voltage ( $V_G, V_D$ ), geometry (G), etc., when individual degradation curves at each bias are scaled along the time-scale. Universal scaling curve is a characteristic of HCD and has been obtained for logic and power devices from different generations, operated at various biases and temperatures [2]. The basic principle and physics behind the universal scaling of HCD was described in Chapter 4.




Figure 6.10. (a) Schematic of the non-LOCOS LDMOS (b)  $\Delta V_{TH}$  degradations at different combinations of  $V_G, V_D$  due to HCD, followed by TID. (c) Universal Scaling of  $\Delta V_{TH}$  degradations in the non-LOCOS LDMOS (d) Schematic of the LOCOS LDMOS (e)  $\Delta V_{TH}$  degradations at different combinations of  $V_G, V_D$  due to HCD, followed by TID. (f) Universal Scaling of  $\Delta V_{TH}$  degradations in the LOCOS LDMOS.

The extracted  $\Delta V_{TH}^*$  curves at different biases and TID in  $TID \rightarrow HCD$  are shown in Figs. 6.10(b) and (e). When we scale along the time-axis, the universal scaling curve of  $\Delta V_{TH}^*$  for both non-LOCOS and LOCOS LDMOS can be obtained as shown in Figs. 6.10 (c) and (f). This is a significant result because the  $\Delta V_{TH}^*$  curves are not pure HCD and affected by  $\Delta N_{ot}$  or  $\Delta N_{it}$  after TID. The universality holds simply because the TID leads to an effective shift in the internal stress voltage, but HCD universal scaling holds regardless the effective vs. actual gate stress voltage. The HCD component of  $HCD \rightarrow TID$  is pure HCD and is expected to show this universal scaling, and hence not plotted here.

# 6.6 Summary

This chapter investigates the effect of TID on the performance and reliability of LDMOS devices. The results are summarized below:

(a). The effect of TID in LDMOS is independent of device width. Therefore, results obtained from test structures of a specific width can also be used to interpret/qualify LDMOS with other widths.

(b) Increasing TID leads to a decreasing  $\Delta V_{TH}$ . This is due to the increasing number of  $\Delta N_{ot}$  which enhances the electric field. However, this change in  $V_{TH}$  tends to saturate due to competing effects of  $N_{ot}$  and  $N_{it}$  generated in high TID. The same effect is observed for  $\Delta$ SS.

(c) TID decreases  $V_{TH}$ , while HCD increases  $V_{TH}$ . This compensation may increase the parametric lifetime of power transistors. The optimistic conclusion is supported by a variety of experiments reported in this chapter.

(d) The HCD degradation in a pre-irradiated LDMOS depends on the TID dose, i.e., the degradations are correlated. The  $\Delta V_{TH}$  due to TID acts as an excess internal  $V_G$  stress, thereby accelerating the degradation. Since degradation curves for various  $V_G$  stress of radiation-free LDMOS can be scaled to a universal curve, the same is true for HCD degradation under fixed HCD but exposed to different TID. The claim is supported by experiments involving both LDMOS and LOCOS-based transistors.

(e) If a device is irradiated after the HCD degradation, there is an overall improvement in  $V_{TH}$ . The degree of improvement depends on the radiation dose.

In conclusion, a counter-balancing  $\Delta V_{TH}$  associated with the electrical and radiation of degradations various LDMOS transistors (non-LOCOS and LOCOS) shows that a carefully

designed system would function reliably even in a radiation-rich environment. This TIDspecific conclusion needs to be generalized for other radiation effects, such as single-event upset (SEU) and total non-ionizing displacement damage (NIDD).

# 7. SUMMARY AND FUTURE WORK

#### 7.1 Thesis Summary

In this thesis, we have holistically analyzed the reliability of power transistors by broadening the reliability physics framework originally developed for logic transistors. While we have used characterization techniques and simulation tools to interpret the evolution of interface defects in transistors, we have also developed analytical models to predict the long-term reliability of traditional and state-of-the-art power electronic devices.

The content in chapter 2 was driven by the realization that the emergence of several technology options and the ever-broadening range of applications for power electronic devices suggest both a need and an opportunity to develop unifying principles to guide the development of wide bandgap (WBG) semiconductors. Unfortunately, power electronic devices are typically evaluated with different elementary figure of merits (FOMs), which offer inconsistent and contradictory projections regarding the relative merits of emerging technologies. Therefore, one relies on the empirical (extrinsic) safe-operating area (SOA) of a packaged device to ultimately assess the performance potential of a technology option. Unfortunately, extrinsic SOA can only be calculated a posteriori, i.e., after precise measurement of the fabricated device parameters, making it suitable only for relatively mature technologies. Based on the insights of material-device-circuit-system performance analysis of a variety of idealized WBG power electronic devices (e.g., GaN HEMT,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET), in this thesis, we analytically derived a comprehensive, substrate-, self-heating-, and reliability-aware "intrinsic/limiting" safe operating area (SOA) that establishes a priori, i.e., before device fabrication, the optimum and self-consistent trade-off among breakdown voltage, power consumption, operating frequency, heat dissipation, and reliability. We established the relevance of the intrinsic-SOA by comparing its prediction with a broad range of experimental data available in the literature. The intrinsic SOA allows fundamental/intuitive re-evaluation of innate technology potential for power electronic devices and identifies specific performance bottlenecks and how to circumvent them.

In chapter 3, we take a closer look into individual power transistors to define the practical (rather than the intrinsic) performance and reliability limits. We start with the power tran-

sistor, which is making the most strides currently: a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> based transistor. The  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistor came into prominence because it outperforms a GaN transistors in Baliga's FOM by 400% and Huang's chip area manufacturing figure of merit by 330%. The availability of large wafers of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is another factor, for which  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is viewed as the material of choice for the next generation power transistors. However, its low thermal conductivity leads to extreme self-heating, which deteriorates the device performance during high voltage operation. Although our calculations for "intrinsic" SOA suggest that its low thermal conductivity will lead to a lower SOA than other wide bandgap devices (GaN, SiC, etc.), we decided to do a comprehensive evaluation of performance from a material-device-circuit perspective, so that we can calculate the switching response and mitigation strategies. We developed a multi-physics and multi-scale model for a material-device-circuit analysis of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors. The framework allows us to explore the effectiveness of various device design strategies (e.g., thermal shunts) for mitigating the thermal choke-points and compare the performance of improved  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors against that of GaN and transistors. We highlight the limitations of traditional FOMs to analyze the relative performance of the new generation of power transistors whose structure incorporates stacked layers of materials with different thermal conductivity, like those of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors. We suggest device design strategies, such as wafer thinning, incorporating heat shunts, and improved channel mobility so that  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors can compete commercially with GaN and SiC technologies. We also propose h-BN based FinFET that exceeds the  $I_{ON}$  of the existing  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors by more than 500%; and develop a Faraday-cage type novel packaging strategy for effective heat dissipation and efficient system performance in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors.

After verifying our predictions of "intrinsic" SOA with an all-inclusive analysis of stateof-the-art  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors, we turn our attention to one of the most popular power transistors that has been studied and used extensively over the last few decades: a Lateral Double Diffused MOSFET or LDMOS, in Chapter 4. LDMOS has numerous applications in almost all sections of the industry (automotive, photovoltaics, consumer electronics, agriculture machinery, medical instruments, etc.). However, hot carrier degradation (HCD) remains a persistent and vital design challenge for LDMOS transistors due to its high applied bias during operation. The first thing that we decided to check is how different is the hot carrier degradation (HCD) in LDMOS transistors, compared to the classical MOSFETs. It is well-known that regardless of the voltage/temperature/device structure, the HCD of classical logic transistors scales onto a single universal curve, offering a theory-agnostic approach to predict long-term degradation based on short-term accelerated tests. Based on the experimental results, it has been suggested that the HCD in LDMOS is structurally and functionally so fundamentally different, that an analogous universal scaling cannot apply. In this thesis, we used a tandem FET (two MOS) model of an LDMOS to explore the physical origin of the anomalous HCD degradation in power transistors and establish the general principle needed to restore the universality of the degradation kinetics. By deconvolving the degradation in the drift and channel region, we found that the LDMOS follows the universal scaling of HCD, but in a unique way. Interestingly, the empirical models used to evaluate HCD degradation in power transistors of the generalized approach.

While the universal scaling approach establishes that the degradation kinetics of HCD in LDMOS is the same as in MOSFETs when deconvolved appropriately, it is a phenomenological approach and articulates little about the underlying physical mechanisms of degradation in LDMOS. Other profiling techniques also fail to reveal much information about the physical mechanisms of degradation ( $N_{it}$  generation), and therefore device-specific, time-consuming, and expensive qualification of every technology is required for devices, even those with minor geometrical or doping variation. TCAD proves to be an indispensable tool in such situations and provides the needed technology parameters like the electric field, electron temperature, mobility, etc., and the spherical harmonics expansion-based TCAD-HCD models presumably provide the required degradation kinetics for technology qualifications. The most popular TCAD-HCD model is that of the Hot Carrier Stress (HCS) model, which interprets the total degradation as the sum of single-particle, multiple particles, and thermal generation processes, with the device geometry and biases deciding the dominant degradation mechanism among them. Solving the carrier transport in TCAD using the first-order spherical harmonics expansion of the BTE, and using the HCS degradation model in Chapter 5 for HCD, we find that the single-particle excitation is the dominant mechanism in n-type non-LOCOS and LOCOS LDMOS devices. While the model reproduces the  $I_{D,lin}$  degradation over an extensive range of  $V_G/V_D$  voltages, unfortunately, the fitting parameters are not unique, with each combination leading to different but close values  $N_{it}(x)$ , suggesting a need to determine  $N_{it}(x)$  experimentally. Experiments reveal that TCAD captures the essence of HCD in LDMOS, but one has to be careful before predicting the lifetime in the whole  $V_G, V_D$ regime, as additional mechanisms may be contributing towards the total degradation.

While HCD has been a persistant concern, power electronics devices have found applications in high energy physics, drones, space electronics, etc., over the last decade. It is well-known that the devices used in these applications are often subjected to high amounts of radiation, and unlike traditional applications, it is not possible to replace these power FETs (e.g., LDMOS) frequently. Therefore, it is essential to accurately predict the longterm degradation of these power FETs in the presence of radiation. In Chapter 6, we expose the LDMOS transistors to various Total Ionizing Dose (TID) of gamma ( $\gamma$ ) radiation and characterized the degradation in terms of threshold voltage shift  $(\Delta V_{TH})$ , linear drain current degradation ( $\Delta I_{D,lin}$ ), subthreshold slope (SS). We also quantify the dose-dependent generation of interface traps  $(\Delta N_{it})$  and trapped charges  $(\Delta N_{ot})$ , using a novel charge pumping technique. We introduce hot carrier degradation (HCD) models to explore the physical origin of the defects and their correlation with TID, establishing the universality of the degradation kinetics. Finally, we compare our findings with that of an LDMOS of varied geometry, dimension, and bias, illustrating that the model and inferences drawn from the conclusions of the chapter can be applied to other LDMOS devices of varied dimensions, power rating, breakdown voltage  $(V_{bd})$ , etc. as well.

Therefore in this thesis, we have taken a few steps towards developing a generalized reliability model for power transistors incorporating several sources of variation (electrical, thermal, and radiation) for long-term device operation; however, further experiments, modeling, and simulations need to be carrier out to achieve a truly 'end-to-end' predictive reliability model for a power electronic system.

# 7.2 Future Work

A few topics of research towards the ultimate goal of a comprehensive reliability model for power electronic systems are discussed here.

(a) Generalization of the "Instrinsic" Safe Operating Area of Power Transistors: The analytical derivation of SOA in this thesis has been carried out by considering power dissipation due to conduction loss only. While the expressions derived here are robust for determining a transistor's lifetime, one may want to include the power dissipation during switching loss as well. Including the switching loss will provide a more realistic 'intrinsic' SOA for the power transistor's circuit operation in applications such as DC/DC converters. In addition, nowadays, state-of-art wide bandgap transistors include multiple layers to aid in fabrication, thermal management, etc. Therefore, it is crucial to determine the thermal resistance of such structures for determining the SOA. While one can always use COMSOL or any other finite element software to calculate the thermal resistance, an analytical expression is required to determine the 'intrinsic' SOA. Hence, another direction of research on this topic would be to obtain 3D closed-form analytical expressions for thermal resistance, which are easily scalable to multiple layers and can be solved without requiring complicated calculations.

(b) Thermal management of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors for future power electronics: Besides the efficiency, the power electronics market is driven by the cost of the transistors.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is a promising material for power electronics because of the availability of potential low-cost substrates, however, thermal management of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors will become crucial in the competition with the already thriving GaN and SiC market. Although a few approaches for improving the thermal resistance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors are proposed in this thesis, this field will require significant innovation if  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors have to become a prevalent power transistor. Integrating high thermal conductivity materials with  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors for lower thermal resistance, innovative packaging strategies to remove the heat from the transistors, engineering the transistor geometry for improved thermal management will receive significant thrust in the near future. Moreover, the search for exotic materials with desirable qualities for power electronics (high breakdown, high mobility, high thermal conductivity, aligned with mature fabrication and processing technologies, etc.), would be an exciting research area.

(c) Compact models of emerging power transistors for circuit implementation: One of the very interesting topics of research would be the implementation of compact models of various power transistors in HSPICE. The '2 MOS' model is a possibility, however, these transistors must be generalized by including relevant capacitances, before they are embedded into the simulator. The transport, impact ionization and reliability models needs to verified for the emerging wide bandgap semiconductors like  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, Diamond, hBN, etc., at elevated temperature and voltages, before implementing in the compact model. This would a significant effort, but would be a seminal contribution to the power electronics community.

(d) Extension of classicial theories of HCD for power transistors: Universal scaling is a significant breakthrough in the area of HCD, not only because it establishes the pervasiveness of the physics of HCD, but it also substantially reduces the number of experiments required to determine the lifetime of a complicated power transistor. While the universal scaling of a non-LOCOS LDMOS device has been achieved here, one can attempt to understand the physics of a more complicated power transistor (e.g. LOCOS LDMOS) and try to obtain the universal scaling of HCD. In addition, efforts can be made to extend the classical theories of HCD and other reliability phenomena to other state-of-the-art power devices ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, AlN, Diamond, etc.).

(e) *Multi-hotspot model implementation in TCAD*: TCAD modeling of HCD in LDMOS is essential for understanding the physical mechanism of degradation. HCD has been physically described by the reaction, diffusion, and drift mechanisms. However, the models of HCD currently implemented in TCAD focus primarily on the 'reaction' part of the degradation and attempts to model the whole degradation. In addition, at high biases, several mechanisms other than HCD may also contribute to the total degradation, which is not currently implemented in TCAD. Therefore, there is an opportunity to include the drift mechanisms of degradation and other possible reliability phenomena (e.g., Anode Hole Injection) together in a comprehensive HCD model for LDMOS in TCAD.

(f) *Effects of radiation on the performance of power transistors*: Radiation tolerance of state-of-the-art power transistors will be an essential topic of research in the

near future. While several studies focus on how the drive currents and pristine device characteristics of modern transistors (e.g.,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) are affected by radiation, few focus on the integrated electrical and radiation reliability.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and other wide bandgap transistors are inherently more radiation-tolerant than Silicon, and therefore extending the work on correlated effects of radiation and HCD on LDMOS to the upcoming power transistors for use in military and space applications will them help gain a few steps in the competitive power electronics market.

(g) *Package reliability for power electronics*: The comprehensive reliability model of power electronics will be incomplete without research dedicated to improving the package reliability of power transistors. Packages are vulnerable to various environmental stresses like moisture ingress, thermal cycling, layer delamination, etc. The extreme operating regimes of power electronics (high voltage, high temperature, high radiation, etc.) sometimes accelerate these environmental stresses are accelerated and reduce the lifetime of the package and the device. Therefore, besides designing innovative packages for efficient thermal management, a generalized reliability model of the packaging should be developed that encompasses all sources of environmental variations.

Finally, as the power transistors become more efficient, wide bandgap gap semiconductorbased devices will become prevalent, and innovative packaging methodologies will drive the evolution of power electronics. The power electronics will have a massive role to play in the heralded 6G technologies, and wideband semiconductors like GaN is likely to become the *de facto* choice for RF power amplifiers. The number of connected devices will increases, and will support higher data capacity and the responses will have low latency. It is our hope that the analytical models, experiments, reliability framework, and insights provided in this thesis will motivate future power electronics innovations that will be instrumental in driving technologies like 6G and beyond, in the future.

# REFERENCES

[1] Dawon Kahng, "Electric field controlled semiconductor device," Aug. 27, 1963. [Online]. Available: https://patentimages.storage.googleapis.com/ $\frac{8c}{18}$ /90/4fbadebd183ee7/US 3102230.pdf.

[2] M. A. Alam, B. K. Mahajan, Y.-P. Chen, W. Ahn, H. Jiang, and S. H. Shin, "A Device-to-System Perspective Regarding Self-Heating Enhanced Hot Carrier Degradation in Modern Field-Effect Transistors: A Topical Review," *IEEE Transactions on Electron Devices*, vol. 66, no. 11, pp. 4556–4565, 2019. DOI: 10.1109/TED.2019.2941445.

[3] M. A. Alam, B. K. Mahajan, and Y.-P. Cheri, "Hot carrier Degradation in Classical and Emerging Logic and Power Electronic Devices: Rethinking Reliability for Next-Generation Electronics," in 2021 5th IEEE Electron Devices Technology Manufacturing Conference (EDTM), 2021, pp. 1–3. DOI: 10.1109/EDTM50988.2021.9421019.

[4] Wikipedia. "Apple silicon." (Nov. 25, 2021), [Online]. Available: https://en.wikipedia. org/wiki/Apple\_silicon.

[5] G. E. Moore, "Cramming more components onto integrated circuits, reprinted from electronics, volume 38, number 8, april 19, 1965, pp.114 ff.," *IEEE Solid-State Circuits Society Newsletter*, vol. 11, no. 3, pp. 33–35, 2006. DOI: 10.1109/N-SSC.2006.4785860.

[6] R. Dennard, F. Gaensslen, H.-N. Yu, V. Rideout, E. Bassous, and A. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," *IEEE Journal of Solid-State Circuits*, vol. 9, no. 5, pp. 256–268, 1974. DOI: 10.1109/JSSC.1974.1050511.

[7] C. Prasad, "A Review of Self-Heating Effects in Advanced CMOS Technologies," *IEEE Transactions on Electron Devices*, vol. 66, no. 11, pp. 4546–4555, 2019. DOI: 10.1109/TED. 2019.2943744.

[8] D. Jang, E. Bury, R. Ritzenthaler, *et al.*, "Self-heating on bulk FinFET from 14nm down to 7nm node," in *2015 IEEE International Electron Devices Meeting (IEDM)*, 2015, pp. 11.6.1–11.6.4. DOI: 10.1109/IEDM.2015.7409678.

[9] M. Cho, E. Bury, B. Kaczer, and G. Groeseneken, "Channel Hot Carrier Degradation and Self-Heating Effects in FinFETs," in *Hot Carrier Degradation in Semiconductor Devices*, T. Grasser, Ed. Cham: Springer International Publishing, 2015, pp. 287–307, ISBN: 978-3-319-08994-2. DOI: 10.1007/978-3-319-08994-2\_10. [Online]. Available: https://doi.org/10.1007/978-3-319-08994-2\_10.

[10] S. Sesnic and G. Craig, "Thermal effects in JFET and MOSFET devices at cryogenic temperatures," *IEEE Transactions on Electron Devices*, vol. 19, no. 8, pp. 933–942, 1972. DOI: 10.1109/T-ED.1972.17522.

[11] P. Mautry and J. Trager, "Self-heating and Temperature Measurement in Sub- $\mu$ m-MOSFETs," in *ESSDERC '89: 19th European Solid State Device Research Conference*, 1989, pp. 675–678. DOI: 10.1007/978-3-642-52314-4\_141.

[12] L. Su, J. Chung, D. Antoniadis, K. Goodson, and M. Flik, "Measurement and modeling of self-heating in SOI nMOSFET's," *IEEE Transactions on Electron Devices*, vol. 41, no. 1, pp. 69–75, 1994. DOI: 10.1109/16.259622.

[13] N. Beppu, S. Oda, and K. Uchida, "Experimental study of self-heating effect (SHE) in SOI MOSFETs: Accurate understanding of temperatures during AC conductance measurement, proposals of 2 method and modified pulsed IV," in 2012 International Electron Devices Meeting, 2012, pp. 28.2.1–28.2.4. DOI: 10.1109/IEDM.2012.6479120.

[14] R. Tu, C. Wann, J. King, P. Ko, and C. Hu, "An AC conductance technique for measuring self-heating in SOI MOSFET's," *IEEE Electron Device Letters*, vol. 16, no. 2, pp. 67–69, 1995. DOI: 10.1109/55.386025.

[15] J. Christofferson and A. Shakouri, "Thermoreflectance based thermal microscope," *Review of Scientific Instruments*, vol. 76, no. 2, p. 024 903, 2005. DOI: 10.1063/1.1850632. eprint: https://doi.org/10.1063/1.1850632. [Online]. Available: https://doi.org/10.1063/1.1850632.

[16] H. Zhou, K. Maize, J. Noh, A. Shakouri, and P. D. Ye, "Thermodynamic Studies of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nanomembrane Field-Effect Transistors on a Sapphire Substrate," ACS Omega, vol. 2, no. 11, pp. 7723–7729, 2017. DOI: 10.1021/acsomega.7b01313.

[17] S. H. Shin, M. Masuduzzaman, M. A. Wahab, *et al.*, "Direct observation of self-heating in III–V gate-all-around nanowire MOSFETs," in *2014 IEEE International Electron Devices Meeting*, 2014, pp. 20.3.1–20.3.4. DOI: 10.1109/IEDM.2014.7047088.

[18] S. H. Shin, M. A. Wahab, W. Ahn, *et al.*, "Fundamental trade-off between short-channel control and hot carrier degradation in an extremely-thin silicon-on-insulator (ETSOI) technology," in *2015 IEEE International Electron Devices Meeting (IEDM)*, 2015, pp. 20.3.1–20.3.4. DOI: 10.1109/IEDM.2015.7409741.

[19] S. Tyaginov, "Physics-Based Modeling of Hot-Carrier Degradation," in *Hot Carrier Degradation in Semiconductor Devices*, T. Grasser, Ed. Cham: Springer International Publishing, 2015, pp. 105–150, ISBN: 978-3-319-08994-2. DOI: 10.1007/978-3-319-08994-2\_4. [Online]. Available: https://doi.org/10.1007/978-3-319-08994-2\_4.

[20] M. Alam, *ECE 695A Reliability Physics of Nanotransistors*, Jan. 2013. [Online]. Available: https://nanohub.org/resources/16560.

[21] C. Hu, S. C. Tam, F.-C. Hsu, P.-K. Ko, T.-Y. Chan, and K. Terrill, "Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement," *IEEE Journal of Solid-State Circuits*, vol. 20, no. 1, pp. 295–305, 1985. DOI: 10.1109/JSSC.1985.1052306.

[22] W. Shockley, "A Unipolar "Field-Effect" Transistor," *Proceedings of the IRE*, vol. 40, no. 11, pp. 1365–1376, 1952. DOI: 10.1109/JRPROC.1952.273964.

[23] S. Ogura, P. Tsang, W. Walker, D. Critchlow, and J. Shepard, "Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor," *IEEE Transactions on Electron Devices*, vol. 27, no. 8, pp. 1359–1367, 1980. DOI: 10.1109/T-ED.1980.20040.

[24] H. Jiang, X. Liu, N. Xu, Y. He, G. Du, and X. Zhang, "Investigation of Self-Heating Effect on Hot Carrier Degradation in Multiple-Fin SOI FinFETs," *IEEE Electron Device Letters*, vol. 36, no. 12, pp. 1258–1260, 2015. DOI: 10.1109/LED.2015.2487045.

[25] A. Gupta, C. Gupta, R. A. Vega, T. B. Hook, and A. Dixit, "Reliability Modeling and Analysis of Hot-Carrier Degradation in Multiple-Fin SOI n-Channel FinFETs With Self-Heating," *IEEE Transactions on Electron Devices*, vol. 66, no. 5, pp. 2075–2080, 2019. DOI: 10.1109/TED.2019.2905053.

[26] L. Cai, W. Chen, G. Du, X. Zhang, and X. Liu, "Layout Design Correlated With Self-Heating Effect in Stacked Nanosheet Transistors," *IEEE Transactions on Electron Devices*, vol. 65, no. 6, pp. 2647–2653, 2018. DOI: 10.1109/TED.2018.2825498.

[27] B. J. Baliga, *Fundamentals of Power Semiconductor Devices*. Springer International Publishing, 2008, ISBN: 978-0-387-47313-0. DOI: 10.1007/978-0-387-47314-7. [Online]. Available: https://doi.org/10.1007/978-0-387-47314-7.

[28] B. Baliga, M. Adler, P. Gray, R. Love, and N. Zommer, "The insulated gate rectifier (IGR): A new power switching device," in *1982 International Electron Devices Meeting*, 1982, pp. 264–267. DOI: 10.1109/IEDM.1982.190269.

[29] M. Azuma, M. Kurata, and K. Takigami, "2500-V 600-a gate turn-off thyristor (GTO)," *IEEE Transactions on Electron Devices*, vol. 28, no. 3, pp. 270–274, 1981. DOI: 10.1109/T-ED.1981.20326.

[30] "2500-V 600-a gate turn-off thyristor (GTO)," *IEEE Transactions on Electron Devices*, vol. 28, no. 3, pp. 270–274, 1981. DOI: 10.1109/T-ED.1981.20326.

[31] Y. Tarui, Y. Hayash, and S. T., "Diffusion Selfaligned MOST; A New Approach for High Speed Device," in *1969 Conference on Solid State Devices*, 1969, pp. 1–2. DOI: 10.7567/SSDM.1969.4-1.

[32] M. Shrivastava, H. Gossner, and V. R. Rao, "Towards Drain Extended FinFETs for SoC Applications," in *Toward Quantum FinFET*, W. Han and Z. M. Wang, Eds. Cham: Springer International Publishing, 2013, pp. 247–262, ISBN: 978-3-319-02021-1. DOI: 10.1007/978-3-319-02021-1\_10. [Online]. Available: https://doi.org/10.1007/978-3-319-02021-1\_10.

[33] J. Appels and H. Vaes, "High voltage thin layer devices (RESURF devices)," in 1979 International Electron Devices Meeting, 1979, pp. 238–241. DOI: 10.1109/IEDM.1979.189589.

[34] P. Ko, T. Chan, A. Wu, and C. Hu, "The effects of weak gate-to-drain(source) overlap on MOSFET characteristics," in *1986 International Electron Devices Meeting*, 1986, pp. 292–295. DOI: 10.1109/IEDM.1986.191173.

[35] D. Brisbin, P. Lindorfer, and P. Chaparala, "Substrate Current Independent Hot Carrier Degradation in NLDMOS Devices," in 2006 IEEE International Reliability Physics Symposium Proceedings, 2006, pp. 329–333. DOI: 10.1109/RELPHY.2006.251238.

[36] Y.-H. Huang, L. Leu, C. Liu, *et al.*, "Investigation of self-heating induced hot-carrierinjection stress behavior in high-voltage power devices," in *2013 IEEE International Reliability Physics Symposium (IRPS)*, 2013, pp. 5D.3.1–5D.3.5. DOI: 10.1109/IRPS.2013.6532038.

[37] A. N. Tallarico, S. Reggiani, R. Depetro, *et al.*, "Hot-Carrier Degradation in Power LDMOS: Drain Bias Dependence and Lifetime Evaluation," *IEEE Transactions on Electron Devices*, vol. 65, no. 11, pp. 5195–5198, 2018. DOI: 10.1109/TED.2018.2867650.

[38] S. Poli, S. Reggiani, M. Denison, *et al.*, "Temperature Dependence of the Threshold Voltage Shift Induced by Carrier Injection in Integrated STI-Based LDMOS Transistors," *IEEE Electron Device Letters*, vol. 32, no. 6, pp. 791–793, 2011. DOI: 10.1109/LED.2011. 2135835.

[39] J. Y. Tsao, S. Chowdhury, M. A. Hollis, *et al.*, "Ultrawide-bandgap semiconductors: Research opportunities and challenges," *Advanced Electronic Materials*, vol. 4, no. 1, p. 1600501, 2018. DOI: https://doi.org/10.1002/aelm.201600501. eprint: https://onlinelibrary.wiley.com/doi/pdf/10.1002/aelm.201600501. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/aelm.201600501.

[40] M. Yoder, "Wide bandgap semiconductor materials and devices," *IEEE Transactions* on *Electron Devices*, vol. 43, no. 10, pp. 1633–1636, 1996. DOI: 10.1109/16.536807.

[41] B. J. Baliga, "Semiconductors for high-voltage, vertical channel field-effect transistors," *Journal of Applied Physics*, vol. 53, no. 3, pp. 1759–1764, 1982. DOI: 10.1063/1.331646. eprint: https://doi.org/10.1063/1.331646. [Online]. Available: https://doi.org/10.1063/1.331646.

[42] M. Orita, H. Ohta, M. Hirano, and H. Hosono, "Deep-ultraviolet transparent conductive  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin films," Applied Physics Letters, vol. 77, no. 25, pp. 4166–4168, 2000. DOI: 10.1063/1.1330559. eprint: https://doi.org/10.1063/1.1330559. [Online]. Available: https://doi.org/10.1063/1.1330559.

[43] T. Onuma, S. Saito, K. Sasaki, *et al.*, "Valence band ordering in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> studied by polarized transmittance and reflectance spectroscopy," Japanese Journal of Applied Physics, vol. 54, no. 11, p. 112601, Oct. 2015. DOI: 10.7567/jjap.54.112601. [Online]. Available: https://doi.org/10.7567/jjap.54.112601.

[44] M. Higashiwaki, K. Sasaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Gallium oxide  $(Ga_2O_3)$  metal-semiconductor field-effect transistors on single-crystal -Ga2O3 (010) substrates," *Applied Physics Letters*, vol. 100, no. 1, p. 013504, 2012. DOI: 10.1063/1.3674287. eprint: https://doi.org/10.1063/1.3674287. [Online]. Available: https://doi.org/10.1063/1.3674287. 3674287.

[45] H. He, R. Orlando, M. A. Blanco, *et al.*, "First-principles study of the structural, electronic, and optical properties of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> in its monoclinic and hexagonal phases," *Phys. Rev. B*, vol. 74, p. 195123, 19 Nov. 2006. DOI: 10.1103/PhysRevB.74.195123. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevB.74.195123.

[46] H. H. Tippins, "Optical Absorption and Photoconductivity in the Band Edge of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," Phys. Rev., vol. 140, A316–A319, 1A Oct. 1965. DOI: 10.1103/PhysRev.140.A316. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRev.140.A316.

[47] E. G. Víllora, K. Shimamura, Y. Yoshikawa, T. Ujiie, and K. Aoki, "Electrical conductivity and carrier concentration control in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> by Si doping," Applied Physics Letters, vol. 92, no. 20, p. 202120, 2008. DOI: 10.1063/1.2919728. eprint: https://doi.org/10.1063/1.2919728. [Online]. Available: https://doi.org/10.1063/1.2919728.

[48] K. Sasaki, A. Kuramata, T. Masui, E. G. Villora, K. Shimamura, and S. Yamakoshi, "Device-Quality  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Epitaxial Films Fabricated by Ozone Molecular Beam Epitaxy," *Applied Physics Express*, vol. 5, no. 3, p. 035502, Feb. 2012. DOI: 10.1143/apex.5.035502. [Online]. Available: https://doi.org/10.1143/apex.5.035502.

[49] N. Ueda, H. Hosono, R. Waseda, and H. Kawazoe, "Synthesis and control of conductivity of ultraviolet transmitting  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystals," Applied Physics Letters, vol. 70, no. 26, pp. 3561–3563, 1997. DOI: 10.1063/1.119233. eprint: https://doi.org/10.1063/1.119233. [Online]. Available: https://doi.org/10.1063/1.119233.

[50] Z. Galazka, K. Irmscher, R. Uecker, *et al.*, "On the bulk  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystals grown by the Czochralski method," Journal of Crystal Growth, vol. 404, pp. 184–191, 2014, ISSN: 0022-0248. DOI: https://doi.org/10.1016/j.jcrysgro.2014.07.021. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0022024814005193. [51] K. Hoshikawa, E. Ohba, T. Kobayashi, J. Yanagisawa, C. Miyagawa, and Y. Nakamura, "Growth of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystals using vertical Bridgman method in ambient air," Journal of Crystal Growth, vol. 447, pp. 36–41, 2016, ISSN: 0022-0248. DOI: https://doi.org/10.1016/j.jcrysgro.2016.04.022. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0022024816301580.

[52] M. H. Wong, K. Sasaki, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, "Field-Plated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs With a Breakdown Voltage of Over 750 V," *IEEE Electron Device Letters*, vol. 37, no. 2, pp. 212–215, 2016. DOI: 10.1109/LED.2015.2512279.

[53] K. Konishi, K. Goto, H. Murakami, et al., "1-kV vertical  $Ga_2O_3$  field-plated Schottky barrier diodes," Applied Physics Letters, vol. 110, no. 10, p. 103 506, 2017. DOI: 10.1063/1. 4977857. eprint: https://doi.org/10.1063/1.4977857. [Online]. Available: https://doi.org/10.1063/1.4977857.

[54] S. J. Pearton, J. Yang, P. H. Cary, *et al.*, "A review of  $Ga_2O_3$  materials, processing, and devices," *Applied Physics Reviews*, vol. 5, no. 1, p. 011301, 2018. DOI: 10.1063/1.5006941. eprint: https://doi.org/10.1063/1.5006941. [Online]. Available: https://doi.org/10.1063/1.5006941. 5006941.

[55] J. Xu, W. Zheng, and F. Huang, "Gallium oxide solar-blind ultraviolet photodetectors: a review," J. Mater. Chem. C, vol. 7, pp. 8753–8770, 29 2019. DOI: 10.1039/C9TC02055A. [Online]. Available: http://dx.doi.org/10.1039/C9TC02055A.

[56] J. B. Varley, A. Janotti, C. Franchini, and C. G. Van de Walle, "Role of self-trapping in luminescence and *p*-type conductivity of wide-band-gap oxides," *Phys. Rev. B*, vol. 85, p. 081109, 8 Feb. 2012. DOI: 10.1103/PhysRevB.85.081109. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevB.85.081109.

[57] Z. Guo, A. Verma, X. Wu, *et al.*, "Anisotropic thermal conductivity in single crystal  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> oxide," Applied Physics Letters, vol. 106, no. 11, p. 111909, 2015. DOI: 10.1063/1. 4916078. eprint: https://doi.org/10.1063/1.4916078. [Online]. Available: https://doi.org/10. 1063/1.4916078.

[58] M. H. Wong and M. Higashiwaki, "vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power transistors: A review," *IEEE Transactions on Electron Devices*,

[59] Z. Feng, A. F. M. A. U. Bhuiyan, Z. Xia, *et al.*, "Probing Charge Transport and Background Doping in Metal-Organic Chemical Vapor Deposition-Grown (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," *physica status solidi* (*RRL*) – *Rapid Research Letters*, vol. 14, no. 8, p. 2000145, 2020. DOI: https://doi.org/10.1002/pssr.202000145. eprint: https://onlinelibrary.wiley.com/doi/pdf/ 10.1002/pssr.202000145. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10. 1002/pssr.202000145. [60] Z. Feng, A. F. M. Anhar Uddin Bhuiyan, M. R. Karim, and H. Zhao, "MOCVD homoepitaxy of Si-doped (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin films with superior transport properties," Applied Physics Letters, vol. 114, no. 25, p. 250601, 2019. DOI: 10.1063/1.5109678. eprint: https://doi.org/10.1063/1.5109678. [Online]. Available: https://doi.org/10.1063/1.5109678.

[61] Y. Zhang, F. Alema, A. Mauze, *et al.*, "MOCVD grown epitaxial  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin film with an electron mobility of 176 cm<sup>2</sup>/V s at room temperature," *APL Materials*, vol. 7, no. 2, p. 022506, 2019. DOI: 10.1063/1.5058059. eprint: https://doi.org/10.1063/1.5058059. [Online]. Available: https://doi.org/10.1063/1.5058059.

[62] D. Gogova, G. Wagner, M. Baldini, *et al.*, "Structural properties of Si-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> layers grown by MOVPE," Journal of Crystal Growth, vol. 401, pp. 665–669, 2014, Proceedings of 17th International Conference on Crystal Growth and Epitaxy (ICCGE-17), ISSN: 0022-0248. DOI: https://doi.org/10.1016/j.jcrysgro.2013.11.056. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0022024813008105.

[63] D. Gogova, M. Schmidbauer, and A. Kwasniewski, "Homo- and heteroepitaxial growth of Sn-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> layers by MOVPE," CrystEngComm, vol. 17, pp. 6744–6752, 35 2015. DOI: 10.1039/C5CE01106J. [Online]. Available: http://dx.doi.org/10.1039/C5CE01106J.

[64] P.-N. Volpe, P. Muret, J. Pernot, *et al.*, "Extreme dielectric strength in boron doped homoepitaxial diamond," *Applied Physics Letters*, vol. 97, no. 22, p. 223501, 2010. DOI: 10.1063/1.3520140. eprint: https://doi.org/10.1063/1.3520140. [Online]. Available: https://doi.org/10.1063/1.3520140.

[65] H. Kato, K. Oyama, T. Makino, M. Ogura, D. Takeuchi, and S. Yamasaki, "Diamond bipolar junction transistor device with phosphorus-doped diamond base layer," *Diamond and Related Materials*, vol. 27-28, pp. 19–22, 2012, ISSN: 0925-9635. DOI: https://doi.org/10. 1016/j.diamond.2012.05.004. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S092596351200129X.

[66] G. Braunstein and R. Kalish, "Effective p-type doping of diamond by boron ion implantation," *Journal of Applied Physics*, vol. 54, no. 4, pp. 2106–2108, 1983. DOI: 10.1063/1.332262. eprint: https://doi.org/10.1063/1.332262. [Online]. Available: https://doi.org/10.1063/1.332262.

[67] M.-A. Pinault, J. Barjon, T. Kociniewski, F. Jomard, and J. Chevallier, "The n-type doping of diamond: Present status and pending questions," *Physica B: Condensed Matter*, vol. 401-402, pp. 51–56, 2007, ISSN: 0921-4526. DOI: https://doi.org/10.1016/j.physb. 2007.08.112. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0921452607006540.

[68] T. Teraji, H. Wada, M. Yamamoto, K. Arima, and T. Ito, "Highly efficient doping of boron into high-quality homoepitaxial diamond films," *Diamond and Related Materials*, vol. 15, no. 4, pp. 602–606, 2006, Diamond 2005, ISSN: 0925-9635. DOI: https://doi.org/10. 1016/j.diamond.2006.01.011. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0925963506000185.

[69] I. Aharonovich, J. C. Lee, A. P. Magyar, *et al.*, "Homoepitaxial Growth of Single Crystal Diamond Membranes for Quantum Information Processing," *Advanced Materials*, vol. 24, no. 10, OP54–OP59, 2012. DOI: https://doi.org/10.1002/adma.201103932. eprint: https://onlinelibrary.wiley.com/doi/pdf/10.1002/adma.201103932. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/adma.201103932.

[70] X. Zhang, "Doping and electrical properties of cubic boron nitride thin films: A critical review," *Thin Solid Films*, vol. 544, pp. 2–12, 2013, ISSN: 0040-6090. DOI: https://doi.org/10.1016/j.tsf.2013.07.001. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0040609013011681.

[71] T. Egawa, "Heteroepitaxial growth and power electronics using AlGaN/GaN HEMT on Si," in 2012 International Electron Devices Meeting, 2012, pp. 27.1.1–27.1.4. DOI: 10.1109/IEDM.2012.6479112.

[72] Z. Galazka, D. Klimm, K. Irmscher, et al., " $MgGa_2O_4$  as a new wide bandgap transparent semiconducting oxide: growth and properties of bulk single crystals," physica status solidi (a), vol. 212, no. 7, pp. 1455–1460, 2015. DOI: https://doi.org/10.1002/pssa.201431835. eprint: https://onlinelibrary.wiley.com/doi/pdf/10.1002/pssa.201431835. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/pssa.201431835.

[73] T. Semiconductor. "AN-1002:How to Check SOA of MOSFET." version 1.5. (), [Online]. Available: https://www.taiwansemi.com/assets/uploads/productcategoryfile/AN-1002\_\_\_\_\_A1608.pdf.

[74] B. Roehr and B. Shiner. "AN569/D: Transient Thermal Resistance - General Data and Its Use." version 1.5. ().

[75] K. N. Kaushal and N. R. Mohapatra, "A Zero-Cost Technique to Improve ON-State Performance and Reliability of Power LDMOS Transistors," *IEEE Journal of the Electron Devices Society*, vol. 9, pp. 334–341, 2021. DOI: 10.1109/JEDS.2021.3059854.

[76] NASA. "The Radation Challenge." (Nov. 25, 2021), [Online]. Available: https://www.nasa.gov/sites/default/files/atoms/files/sf\_radiation\_stu\_bob.pdf.

[77] R. Schrimpf, D. Fleetwood, M. Alles, R. Reed, G. Lucovsky, and S. Pantelides, "Radiation effects in new materials for nano-devices," *Microelectronic Engineering*, vol. 88, no. 7, pp. 1259–1264, 2011, Proceedings of the 17th Biennial International Insulating Films on Semiconductor Conference, ISSN: 0167-9317. DOI: https://doi.org/10.1016/j.mee. 2011.03.117. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0167931711003765.

[78] D. M. Fleetwood, P. S. Winokur, and P. E. Dodd, "An overview of radiation effects on electronics in the space telecommunications environment," *Microelectronics Reliability*, vol. 40, no. 1, pp. 17–26, 2000, ISSN: 0026-2714. DOI: https://doi.org/10.1016/S0026-2714(99)00225-5. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0026271499002255.

[79] Wikipedia. "Artist's depiction of solar wind particles interacting with Earth's magnetosphere." (Jun. 19, 2005), [Online]. Available: https://en.wikipedia.org/wiki/Geomagnetic\_\_\_\_\_\_storm#/media/File:Magnetosphere\_rendition.jpg.

[80] R. Pease, A. Johnston, and J. Azarewicz, "Radiation testing of semiconductor devices for space electronics," *Proceedings of the IEEE*, vol. 76, no. 11, pp. 1510–1526, 1988. DOI: 10.1109/5.90110.

[81] J. Kim, S. J. Pearton, C. Fares, *et al.*, "Radiation damage effects in ga2o3 materials and devices," *J. Mater. Chem. C*, vol. 7, pp. 10–24, 1 2019. DOI: 10.1039/C8TC04193H. [Online]. Available: http://dx.doi.org/10.1039/C8TC04193H.

[82] R. Norman, S. Blattnig, G. De Angelis, F. Badavi, and J. Norbury, "Deterministic pion and muon transport in earth's atmosphere," *Advances in Space Research*, vol. 50, no. 1, pp. 146–155, 2012, ISSN: 0273-1177. DOI: https://doi.org/10.1016/j.asr.2012.03.023. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0273117712002037.

[83] T. May and M. Woods, "Alpha-particle-induced soft errors in dynamic memories," *IEEE Transactions on Electron Devices*, vol. 26, no. 1, pp. 2–9, 1979. DOI: 10.1109/T-ED.1979. 19370.

[84] E. Meieran, P. Engel, and T. May, "Measurement of Alpha Particle Radioactivity in IC Device Packages," in 17th International Reliability Physics Symposium, 1979, pp. 13–22. DOI: 10.1109/IRPS.1979.362865.

[85] J. R. Schwank, M. R. Shaneyfelt, D. M. Fleetwood, et al., IEEE Transactions on Nuclear Science,

[86] J. Schwank, V. Ferlet-Cavrois, M. Shaneyfelt, P. Paillet, and P. Dodd, "Radiation effects in soi technologies," *IEEE Transactions on Nuclear Science*, vol. 50, no. 3, pp. 522–538, 2003. DOI: 10.1109/TNS.2003.812930.

[87] P. E. Dodd, M. R. Shaneyfelt, J. R. Schwank, and J. A. Felix, "Current and future challenges in radiation effects on cmos electronics," *IEEE Transactions on Nuclear Science*, vol. 57, no. 4, pp. 1747–1763, 2010. DOI: 10.1109/TNS.2010.2042613.

[88] J. Felix, M. Shaneyfelt, D. Fleetwood, *et al.*, "Radiation-induced charge trapping in thin  $Al_2O_3/SiO_xN_y/Si(100)$  gate dielectric stacks," *IEEE Transactions on Nuclear Science*, vol. 50, no. 6, pp. 1910–1918, 2003. DOI: 10.1109/TNS.2003.820763.

[89] J. R. Schwank, M. R. Shaneyfelt, and P. E. Dodd, "Radiation Hardness Assurance Testing of Microelectronic Devices and Integrated Circuits: Radiation Environments, Physical Mechanisms, and Foundations for Hardness Assurance," *IEEE Transactions on Nuclear Science*, vol. 60, no. 3, pp. 2074–2100, 2013. DOI: 10.1109/TNS.2013.2254722.

[90] D. M. Fleetwood, "Total Ionizing Dose Effects in MOS and Low-Dose-Rate-Sensitive Linear-Bipolar Devices," *IEEE Transactions on Nuclear Science*, vol. 60, no. 3, pp. 1706–1730, 2013. DOI: 10.1109/TNS.2013.2259260.

[91] T. Oldham and F. McLean, "Total ionizing dose effects in MOS oxides and devices," *IEEE Transactions on Nuclear Science*, vol. 50, no. 3, pp. 483–499, 2003. DOI: 10.1109/TNS. 2003.812927.

[92] H. J. Barnaby, "Total-ionizing-dose effects in modern cmos technologies," *IEEE Transac*tions on Nuclear Science, vol. 53, no. 6, pp. 3103–3121, 2006. DOI: 10.1109/TNS.2006.885952.

[93] B. K. Mahajan, Y.-P. Chen, N. Zagni, and M. A. Alam, "Self-Heating and Reliability-Aware "Intrinsic" Safe Operating Area of Wide Bandgap Semiconductors – An Analytical Approach," *IEEE Transactions on Device and Materials Reliability*, pp. 1–1, 2021. DOI: 10.1109/TDMR.2021.3112389.

[94] R. Keyes, "Figure of merit for semiconductors for high-speed switches," *Proceedings of the IEEE*, vol. 60, no. 2, pp. 225–225, 1972. DOI: 10.1109/PROC.1972.8593.

[95] E. Johnson, "Physical limitations on frequency and power parameters of transistors," in 1958 IRE International Convention Record, vol. 13, 1965, pp. 27–34. DOI: 10.1109/IRECON. 1965.1147520.

[96] A. Huang, "New unipolar switching power device figures of merit," *IEEE Electron Device Letters*, vol. 25, no. 5, pp. 298–301, 2004. DOI: 10.1109/LED.2004.826533.

[97] K. Shenai, "The Figure of Merit of a Semiconductor Power Electronics Switch," *IEEE Transactions on Electron Devices*, vol. 65, no. 10, pp. 4216–4224, 2018. DOI: 10.1109/TED. 2018.2866360.

[98] K. D. Chabak, K. D. Leedy, A. J. Green, *et al.*, "Lateral  $Ga_2O_3$  field effect transistors," *Semiconductor Science and Technology*, vol. 35, no. 1, p. 013 002, Nov. 2019. DOI: 10.1088/1361-6641/ab55fe. [Online]. Available: https://doi.org/10.1088/1361-6641/ab55fe.

[99] H. Zhou, M. Si, S. Alghamdi, G. Qiu, L. Yang, and P. D. Ye, "High-Performance Depletion/Enhancement-ode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on Insulator (GOOI) Field-Effect Transistors With Record Drain Currents of 600/450 mA/mm," *IEEE Electron Device Letters*, vol. 38, no. 1, pp. 103–106, 2017. DOI: 10.1109/LED.2016.2635579.

- [100] B. K. Mahajan, Y.-P. Chen, J. Noh, P. D. Ye, and M. A. Alam, "Electrothermal performance limit of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field-effect transistors," *Applied Physics Letters*, vol. 115, no. 17, p. 173508, 2019. DOI: 10.1063/1.5116828. eprint: https://doi.org/10.1063/1.5116828. [Online]. Available: https://doi.org/10.1063/1.5116828.
- [101] B. K. Mahajan, Y.-P. Chen, W. Ahn, N. Zagni, and M. A. Alam, "Design and Optimization of β-Ga<sub>2</sub>O<sub>3</sub> on (h-BN layered) Sapphire for High Efficiency Power Transistors: A Device-Circuit-Package Perspective," in 2018 IEEE International Electron Devices Meeting (IEDM), 2018, pp. 24.6.1–24.6.4. DOI: 10.1109/IEDM.2018.8614714.
- [102] U. Radhakrishna, T. Imada, T. Palacios, and D. Antoniadis, "Mit virtual source ganfet-high voltage (mvsg-hv) model: A physics based compact model for hv-gan hemts," *physica status solidi c*, vol. 11, no. 3-4, pp. 848–852, 2014. DOI: https://doi.org/10.1002/pssc. 201300392. eprint: https://onlinelibrary.wiley.com/doi/pdf/10.1002/pssc.201300392.
  [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/pssc.201300392.
- [103] N. Zagni, A. Chini, F. M. Puglisi, et al., ""Hole Redistribution" Model Explaining the Thermally Activated R<sub>ON</sub> Stress/Recovery Transients in Carbon-Doped AlGaN/GaN Power MIS-HEMTs," *IEEE Transactions on Electron Devices*, vol. 68, no. 2, pp. 697–703, 2021. DOI: 10.1109/TED.2020.3045683.
- [104] H. Jiang, S. Shin, X. Liu, X. Zhang, and M. A. Alam, "The impact of self-heating on hci reliability in high-performance digital circuits," *IEEE Electron Device Letters*, vol. 38, no. 4, pp. 430–433, 2017. DOI: 10.1109/LED.2017.2674658.
- [105] Q. Shan, Q. Dai, S. Chhajed, J. Cho, and E. F. Schubert, "Analysis of thermal properties of gainn light-emitting diodes and laser diodes," *Journal of Applied Physics*, vol. 108, no. 8, p. 084504, 2010. DOI: 10.1063/1.3493117. eprint: https://doi.org/10.1063/1.3493117.
  [Online]. Available: https://doi.org/10.1063/1.3493117.
- [106] B. K. Mahajan, Y.-P. Chen, D. Varghese, V. Reddy, S. Krishnan, and M. A. Alam, "Quantifying Region-Specific Hot Carrier Degradation in LDMOS Transistors Using a Novel Charge Pumping Technique," in 2021 IEEE International Reliability Physics Symposium (IRPS), 2021, pp. 1–6. DOI: 10.1109/IRPS46558.2021.9405224.

- [107] S. Mahapatra and R. Saikia, "On the Universality of Hot Carrier Degradation: Multiple Probes, Various Operating Regimes, and Different MOSFET Architectures," *IEEE Transactions on Electron Devices*, vol. 65, no. 8, pp. 3088–3094, 2018. DOI: 10.1109/TED.2018. 2842129.
- [108] M. Adler and S. Westbrook, "Power semiconductor switching devices—A comparison based on inductive switching," *IEEE Transactions on Electron Devices*, vol. 29, no. 6, pp. 947–952, 1982. DOI: 10.1109/T-ED.1982.20811.
- [109] "Optimization and comparison of power devices," in *Fundamentals of Silicon Carbide Technology*. John Wiley Sons, Ltd, 2014, ch. 10, pp. 417–444, ISBN: 9781118313534. DOI: https://doi.org/10.1002/9781118313534.ch10. eprint: https://onlinelibrary.wiley.com/doi/pdf/10.1002/9781118313534.ch10. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/9781118313534.ch10.
- [110] N. Arora, J. Hauser, and D. Roulston, "Electron and hole mobilities in silicon as a function of concentration and temperature," *IEEE Transactions on Electron Devices*, vol. 29, no. 2, pp. 292–295, 1982. DOI: 10.1109/T-ED.1982.20698.
- [111] H. Umezawa, M. Nagase, Y. Kato, and S.-i. Shikata, "High temperature application of diamond power device," *Diamond and Related Materials*, vol. 24, pp. 201–205, 2012, ISSN: 0925-9635. DOI: https://doi.org/10.1016/j.diamond.2012.01.011. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0925963512000210.
- [112] I. Institute. "Semiconductors." version 1.5. (Feb. 18, 2018), [Online]. Available: http://www.ioffe.ru/SVA/NSM/Semicond/.
- [113] Y. S. Puzyrev, T. Roy, M. Beck, et al., "Dehydrogenation of defects and hot-electron degradation in gan high-electron-mobility transistors," Journal of Applied Physics, vol. 109, no. 3, p. 034 501, 2011. DOI: 10.1063/1.3524185. eprint: https://doi.org/10.1063/1.3524185.
  [Online]. Available: https://doi.org/10.1063/1.3524185.
- [114] M. J. Tadjer, J. L. Lyons, N. Nepal, J. A. Freitas, A. D. Koehler, and G. M. Foster, "Theory and Characterization of Doping and Defects in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," ECS Journal of Solid State Science and Technology, vol. 8, no. 7, Q3187–Q3194, 2019. DOI: 10.1149/2.0341907jss. [Online]. Available: https://doi.org/10.1149/2.0341907jss.
- [115] P. Gorai, R. W. McKinney, N. M. Haegel, A. Zakutayev, and V. Stevanovic, "A computational survey of semiconductors for power electronics," *Energy Environ. Sci.*, vol. 12, pp. 3338–3347, 11 2019. DOI: 10.1039/C9EE01529A. [Online]. Available: http://dx.doi.org/ 10.1039/C9EE01529A.

- [116] M. Faqir, G. Verzellesi, G. Meneghesso, E. Zanoni, and F. Fantini, "Investigation of High-Electric-Field Degradation Effects in AlGaN/GaN HEMTs," *IEEE Transactions on Electron Devices*, vol. 55, no. 7, pp. 1592–1602, 2008. DOI: 10.1109/TED.2008.924437.
- [117] N. Donato, N. Rouger, J. Pernot, G. Longobardi, and F. Udrea, "Diamond power devices: State of the art, modelling, figures of merit and future perspective," *Journal of Physics D: Applied Physics*, vol. 53, no. 9, p. 093001, Dec. 2019. DOI: 10.1088/1361-6463/ab4eab.
  [Online]. Available: https://doi.org/10.1088/1361-6463/ab4eab.
- [118] J. Oh, J. Ma, and G. Yoo, "Simulation study of reduced self-heating in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOS-FET on a nano-crystalline diamond substrate," Results in Physics, vol. 13, p. 102151, 2019, ISSN: 2211-3797. DOI: https://doi.org/10.1016/j.rinp.2019.02.087. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S2211379719306345.
- [119] S. Strauss, A. Erlebach, T. Cilento, D. Marcon, S. Stoffels, and B. Bakeroot, "TCAD methodology for simulation of GaN-HEMT power devices," in 2014 IEEE 26th International Symposium on Power Semiconductor Devices IC's (ISPSD), 2014, pp. 257–260. DOI: 10.1109/ ISPSD.2014.6856025.
- [120] H. Ding, K. Isoird, H. Schneider, S. Kone, and G. Civrac, "Basic parameters and models in simulation of CVD diamond devices," *Diamond and Related Materials*, vol. 19, no. 5, pp. 500–502, 2010, Proceedings of Diamond 2009, The 20th European Conference on Diamond, Diamond-Like Materials, Carbon Nanotubes and Nitrides, Part 1, ISSN: 0925-9635. DOI: https://doi.org/10.1016/j.diamond.2009.12.014. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0925963510000038.
- [121] "3 Fundamental material's nature of diamond," in *Power Electronics Device Applications of Diamond Semiconductors*, ser. Woodhead Publishing Series in Electronic and Optical Materials, S. Koizumi, H. Umezawa, J. Pernot, and M. Suzuki, Eds., Woodhead Publishing, 2018, pp. 191–217, ISBN: 978-0-08-102183-5. DOI: https://doi.org/10.1016/B978-0-08-102183-5.00003-0. [Online]. Available: https://www.sciencedirect.com/science/article/pii/ B9780081021835000030.
- [122] N. Oi, S. Okubo, I. Tsuyuzaki, et al., "Vertical-type two-dimensional hole gas diamond metal oxide semiconductor field-effect transistors," *Scientific Reports*, vol. 8, no. 1, pp. 1–10, 2018. DOI: 10.1038/s41598-018-28837-5.
- [123] C. J. Wort and R. S. Balmer, "Diamond as an electronic material," *Materials Today*, vol. 11, no. 1, pp. 22–28, 2008, ISSN: 1369-7021. DOI: https://doi.org/10.1016/S1369-7021(07)70349-8. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S1369702107703498.

- [124] J. Noh, S. Alajlouni, M. J. Tadjer, *et al.*, "High Performance  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nano-Membrane Field Effect Transistors on a High Thermal Conductivity Diamond Substrate," *IEEE Journal of the Electron Devices Society*, vol. 7, pp. 914–918, 2019. DOI: 10.1109/JEDS.2019.2933369.
- [125] D. Lei, K. Han, Y. Wu, Z. Liu, and X. Gong, "High Performance Ga<sub>2</sub>O<sub>3</sub> Metal-Oxide-Semiconductor Field-Effect Transistors on an AlN/Si Substrate," *IEEE Journal of the Electron Devices Society*, vol. 7, pp. 596–600, 2019. DOI: 10.1109/JEDS.2019.2915341.
- [126] N. Ikeda, Y. Niiyama, H. Kambayashi, et al., "GaN Power Transistors on Si Substrates for Switching Applications," *Proceedings of the IEEE*, vol. 98, no. 7, pp. 1151–1161, 2010. DOI: 10.1109/JPROC.2009.2034397.
- [127] K. D. Chabak, J. P. McCandless, N. A. Moser, *et al.*, "Recessed-Gate Enhancement-Mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs," *IEEE Electron Device Letters*, vol. 39, no. 1, pp. 67–70, 2018. DOI: 10.1109/LED.2017.2779867.
- [128] M. H. Wong, Y. Morikawa, K. Sasaki, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, "Characterization of channel temperature in  $Ga_2O_3$  metal-oxide-semiconductor fieldeffect transistors by electrical measurements and thermal modeling," *Applied Physics Letters*, vol. 109, no. 19, p. 193 503, 2016. DOI: 10.1063/1.4966999. eprint: https://doi.org/10.1063/ 1.4966999. [Online]. Available: https://doi.org/10.1063/1.4966999.
- [129] M. Singh, M. A. Casbon, M. J. Uren, et al., "Pulsed Large Signal RF Performance of Field-Plated Ga<sub>2</sub>O<sub>3</sub> MOSFETs," *IEEE Electron Device Letters*, vol. 39, no. 10, pp. 1572– 1575, 2018. DOI: 10.1109/LED.2018.2865832.
- [130] J. W. Pomeroy, C. Middleton, M. Singh, *et al.*, "Raman Thermography of Peak Channel Temperature in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs," *IEEE Electron Device Letters*, vol. 40, no. 2, pp. 189–192, 2019. DOI: 10.1109/LED.2018.2887278.
- [131] E. Pop, "Energy dissipation and transport in nanoscale devices," *Nano Research*, vol. 3, no. 3, pp. 147–169, 2010. DOI: 10.1007/s12274-010-1019-z.
- [132] K. Shenai, "High-Density Power Conversion and Wide-Bandgap Semiconductor Power Electronics Switching Devices," *Proceedings of the IEEE*, vol. 107, no. 12, pp. 2308–2326, 2019. DOI: 10.1109/JPROC.2019.2948554.
- [133] K. Shenai, "Thermal Limitations in Wide Bandgap (WBG) Semiconductor Power Switching Devices," *ECS Transactions*, vol. 66, no. 1, pp. 53–65, May 2015. DOI: 10.1149/06601. 0053ecst. [Online]. Available: https://doi.org/10.1149/06601.0053ecst.
- [134] P. Moens and G. Van Den Bosch, "Characterization of Total Safe Operating Area of Lateral DMOS Transistors," *IEEE Transactions on Device and Materials Reliability*, vol. 6, no. 3, pp. 349–357, 2006. DOI: 10.1109/TDMR.2006.882212.

- [135] P. Hower and S. Pendharkar, "Short and long-term safe operating area considerations in LDMOS transistors," in 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual., 2005, pp. 545–550. DOI: 10.1109/RELPHY.2005.1493145.
- [136] D. Brisbin, P. Lindorfer, and P. Chaparala, "Anomalous Safe Operating Area and Hot Carrier Degradation of NLDMOS Devices," *IEEE Transactions on Device and Materials Reliability*, vol. 6, no. 3, pp. 364–370, 2006. DOI: 10.1109/TDMR.2006.883558.
- [137] S. Sun and J. Plummer, "Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces," *IEEE Transactions on Electron Devices*, vol. 27, no. 8, pp. 1497–1508, 1980. DOI: 10.1109/T-ED.1980.20063.
- [138] S. Mahapatra and U. Sharma, "A Review of Hot Carrier Degradation in n-Channel MOSFETs—Part I: Physical Mechanism," *IEEE Transactions on Electron Devices*, vol. 67, no. 7, pp. 2660–2671, 2020. DOI: 10.1109/TED.2020.2994302.
- [139] G. Groeseneken, "Hot carrier degradation and ESD in submicrometer CMOS technologies: how do they interact?" *IEEE Transactions on Device and Materials Reliability*, vol. 1, no. 1, pp. 23–32, 2001. DOI: 10.1109/7298.946457.
- [140] P. Heremans, G. Van den Bosch, R. Bellens, G. Groeseneken, and H. Maes, "Temperature dependence of the channel hot-carrier degradation of n-channel MOSFET's," *IEEE Transactions on Electron Devices*, vol. 37, no. 4, pp. 980–993, 1990. DOI: 10.1109/16.52433.
- [141] B. Kaczer, T. Grasser, P. J. Roussel, et al., "Origin of NBTI variability in deeply scaled pFETs," in 2010 IEEE International Reliability Physics Symposium, 2010, pp. 26–32. DOI: 10.1109/IRPS.2010.5488856.
- [142] J. Joh, F. Gao, T. Palacios, and J. A. del Alamo, "A model for the critical voltage for electrical degradation of GaN high electron mobility transistors," *Microelectronics Reliability*, vol. 50, no. 6, pp. 767–773, 2010, 2009 Reliability of Compound Semiconductors (ROCS) Workshop), ISSN: 0026-2714. DOI: https://doi.org/10.1016/j.microrel.2010.02.015. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0026271410000934.
- [143] B. K. Mahajan, Y.-P. Chen, and M. A. Alam, "An Analytical Model of Hot Carrier Degradation in LDMOS Transistors: Rediscovery of Universal Scaling," *IEEE Transactions* on Electron Devices, vol. 68, no. 8, pp. 3923–3929, 2021. DOI: 10.1109/TED.2021.3084915.
- [144] Y.-P. Chen, B. K. Mahajan, D. Varghese, S. Krishnan, V. Reddy, and M. A. Alam, "A Novel 'I-V Spectroscopy' Technique to Deconvolve Threshold Voltage and Mobility Degradation in LDMOS Transistors," in 2020 IEEE International Reliability Physics Symposium (IRPS), 2020, pp. 1–6. DOI: 10.1109/IRPS45951.2020.9128965.

- [145] S. B. Reese, T. Remo, J. Green, and A. Zakutayev, "How Much Will Gallium Oxide Power Electronics Cost?" *Joule*, vol. 3, no. 4, pp. 903–907, 2019, ISSN: 2542-4351. DOI: https: //doi.org/10.1016/j.joule.2019.01.011. [Online]. Available: https://www.sciencedirect.com/ science/article/pii/S2542435119300406.
- [146] N. Kaminski and O. Hilt, "SiC and GaN devices wide bandgap is not all the same," *IET Circuits, Devices & Systems*, vol. 8, no. 3, pp. 227–236, 2014. DOI: https://doi.org/10.1049/iet-cds.2013.0223. eprint: https://ietresearch.onlinelibrary.wiley.com/doi/pdf/10.1049/iet-cds.2013.0223. [Online]. Available: https://ietresearch.onlinelibrary.wiley.com/doi/abs/10. 1049/iet-cds.2013.0223.
- [147] H. H. Tippins, "Optical Absorption and Photoconductivity in the Band Edge of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," Phys. Rev., vol. 140, A316–A319, 1A Oct. 1965. DOI: 10.1103/PhysRev.140.A316. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRev.140.A316.
- [148] Z. Galazka, K. Irmscher, R. Uecker, *et al.*, "On the bulk  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystals grown by the Czochralski method," Journal of Crystal Growth, vol. 404, pp. 184–191, 2014, ISSN: 0022-0248. DOI: https://doi.org/10.1016/j.jcrysgro.2014.07.021. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0022024814005193.
- [149] Z. Galazka, R. Uecker, K. Irmscher, et al., "Czochralski growth and characterization of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystals," Crystal Research and Technology, vol. 45, no. 12, pp. 1229–1236, 2010. DOI: https://doi.org/10.1002/crat.201000341. eprint: https://onlinelibrary.wiley.com/doi/pdf/10.1002/crat.201000341. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/crat.201000341.
- [150] A. Kuramata, K. Koshi, S. Watanabe, Y. Yamaoka, T. Masui, and S. Yamakoshi, "High-quality  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystals grown by edge-defined film-fed growth," Japanese Journal of Applied Physics, vol. 55, no. 12, 1202A2, Nov. 2016. DOI: 10.7567/jjap.55.1202a2. [Online]. Available: https://doi.org/10.7567/jjap.55.1202a2.
- [151] E. Víllora, Y. Morioka, T. Atou, T. Sugawara, M. Kikuchi, and T. Fukuda, "Infrared Reflectance and Electrical Conductivity of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," physica status solidi (a), vol. 193, no. 1, pp. 187–195, 2002. DOI: https://doi.org/10.1002/1521-396X(200209)193:1<187::AID-PSSA187>3.0.CO;2-1. eprint: https://onlinelibrary.wiley.com/doi/pdf/10.1002/1521-396X%28200209%29193%3A1%3C187%3A%3AAID-PSSA187%3E3.0.CO%3B2-1. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/1521-396X%28200209%29193% 3A1%3C187%3E3.0.CO%3B2-1.
- [152] J. Zhang, B. Li, C. Xia, *et al.*, "Growth and spectral characterization of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystals," Journal of Physics and Chemistry of Solids, vol. 67, no. 12, pp. 2448–2451, 2006, ISSN: 0022-3697. DOI: https://doi.org/10.1016/j.jpcs.2006.06.025. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0022369706003581.

- [153] N. Suzuki, S. Ohira, M. Tanaka, T. Sugawara, K. Nakajima, and T. Shishido, "Fabrication and characterization of transparent conductive Sn-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystal," *physica status solidi* c, vol. 4, no. 7, pp. 2310–2313, 2007. DOI: https://doi.org/10.1002/pssc.200674884. eprint: https://onlinelibrary.wiley.com/doi/pdf/10.1002/pssc.200674884. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/pssc.200674884.
- [154] M. Mohamed, K. Irmscher, C. Janowitz, Z. Galazka, R. Manzke, and R. Fornari, "Schottky barrier height of Au on the transparent semiconducting oxide  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," Applied Physics Letters, vol. 101, no. 13, p. 132106, 2012. DOI: 10.1063/1.4755770. eprint: https://doi.org/ 10.1063/1.4755770. [Online]. Available: https://doi.org/10.1063/1.4755770.
- [155] M. Higashiwaki, A. Kuramata, H. Murakami, and Y. Kumagai, "State-of-the-art technologies of gallium oxide power devices," *Journal of Physics D: Applied Physics*, vol. 50, no. 33, p. 333002, Jul. 2017. DOI: 10.1088/1361-6463/aa7aff. [Online]. Available: https: //doi.org/10.1088/1361-6463/aa7aff.
- [156] B. K. Mahajan, A. Z. Mamun, Y.-P. Chen, and M. A. Alam, "Could "Thermal Faraday Cage" offer A Potential Packaging Solution to Self-Heated Power Electronic Systems?" In 2021 SRC TECHCON, 2021.
- [157] S. A. O. Russell, A. Pérez-Tomás, C. F. McConville, et al., "Heteroepitaxial  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on 4H-SiC for an FET With Reduced Self Heating," *IEEE Journal of the Electron Devices Society*, vol. 5, no. 4, pp. 256–261, 2017. DOI: 10.1109/JEDS.2017.2706321.
- [158] H. Y. Wong, N. Braga, R. V. Mickevicius, and F. Ding, "Normally-OFF dual-gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> planar MOSFET and FinFET with high I<inf>ON</inf> and BV," in 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), 2018, pp. 379–382. DOI: 10.1109/ISPSD.2018.8393682.
- [159] G. Jessen, K. Chabak, A. Green, et al., "Toward realization of Ga<sub>2</sub>O<sub>3</sub> for power electronics applications," in 2017 75th Annual Device Research Conference (DRC), 2017, pp. 1–2. DOI: 10.1109/DRC.2017.7999397.
- [160] Synopsis, *Sentaurus TCAD*, version L-2016.03, 2017. [Online]. Available: https://www.synopsys.com/silicon/tcad/device-simulation/sentaurus-device.html.
- [161] N. Ma, N. Tanen, A. Verma, *et al.*, "Intrinsic electron mobility limits in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," Applied Physics Letters, vol. 109, no. 21, p. 212101, 2016. DOI: 10.1063/1.4968550. eprint: https://doi.org/10.1063/1.4968550. [Online]. Available: https://doi.org/10.1063/1.4968550.
- [162] Y.-W. Huan, S.-M. Sun, C.-J. Gu, et al., "Recent Advances in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-Metal Contacts," Nanoscale Research Letters, vol. 13, no. 1, p. 246, 2018. DOI: 10.1186/s11671-018-2667-2.

- [163] A. Rodriguez, M. Fernandez, A. Vazquez, D. G. Lamar, M. Arias, and J. Sebastian, "Optimizing the efficiency of a DC-DC boost converter over 98% by using commercial SiC transistors with switching frequencies from 100 kHz to 1MHz," in 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 2013.
- [164] J. Das, J. Everts, J. Van Den Keybus, et al., "A 96% Efficient High-Frequency DC–DC Converter Using E-Mode GaN DHFETs on Si," *IEEE Electron Device Letters*, vol. 32, no. 10, pp. 1370–1372, 2011. DOI: 10.1109/LED.2011.2162393.
- [165] K. Zhang, Y. Feng, F. Wang, Z. Yang, and J. Wang, "Two dimensional hexagonal boron nitride (2D-hBN): synthesis, properties and applications," *J. Mater. Chem. C*, vol. 5, pp. 11992–12022, 46 2017. DOI: 10.1039/C7TC04300G. [Online]. Available: http://dx.doi. org/10.1039/C7TC04300G.
- [166] H. Jeong, S. Bang, H. M. Oh, *et al.*, "Semiconductor–Insulator–Semiconductor Diode Consisting of Monolayer  $MoS_2$ , h-BN, and GaN Heterostructure," ACS Nano, vol. 9, no. 10, pp. 10032–10038, 2015, PMID: 26434984. DOI: 10.1021/acsnano.5b04233. eprint: https://doi.org/10.1021/acsnano.5b04233. [Online]. Available: https://doi.org/10.1021/acsnano.5b04233.
- [167] X. Li, S. Sundaram, Y. El Gmili, et al., "Large-Area Two-Dimensional Layered Hexagonal Boron Nitride Grown on Sapphire by Metalorganic Vapor Phase Epitaxy," Crystal Growth & Design, vol. 16, no. 6, pp. 3409–3415, 2016. DOI: 10.1021/acs.cgd.6b00398. eprint: https://doi.org/10.1021/acs.cgd.6b00398. [Online]. Available: https://doi.org/10.1021/acs. cgd.6b00398.
- [168] M. Mohamed, K. Irmscher, C. Janowitz, Z. Galazka, R. Manzke, and R. Fornari, "Schottky barrier height of Au on the transparent semiconducting oxide  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," Applied Physics Letters, vol. 101, no. 13, p. 132 106, 2012. DOI: 10.1063/1.4755770. eprint: https://doi.org/ 10.1063/1.4755770. [Online]. Available: https://doi.org/10.1063/1.4755770.
- [169] M. S. Choi, G.-H. Lee, Y.-J. Yu, et al., "Controlled charge trapping by molybdenum disulphide and graphene in ultrathin heterostructured memory devices," *Nature communi*cations, vol. 4, no. 1, pp. 1–7, 2013.
- [170] L. Schué, I. Stenger, F. Fossard, A. Loiseau, and J. Barjon, "Characterization methods dedicated to nanometer-thick hBN layers," vol. 4, no. 1, p. 015 028, Nov. 2016. DOI: 10.1088/2053-1583/4/1/015028. [Online]. Available: https://doi.org/10.1088/2053-1583/4/1/015028.
- [171] Y. Li, T. Tokizono, M. Liao, et al., "Efficient Assembly of Bridged  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nanowires for Solar-Blind Photodetection," Advanced Functional Materials, vol. 20, no. 22, pp. 3972–3978, 2010. DOI: https://doi.org/10.1002/adfm.201001140. eprint: https://onlinelibrary. wiley.com/doi/pdf/10.1002/adfm.201001140. [Online]. Available: https://onlinelibrary. wiley.com/doi/abs/10.1002/adfm.201001140.

- [173] A. Acovic, G. La Rosa, and Y.-C. Sun, "A review of hot-carrier degradation mechanisms in MOSFETs," *Microelectronics Reliability*, vol. 36, no. 7, pp. 845–869, 1996, Reliability Physics of Advanced Electron Devices, ISSN: 0026-2714. DOI: https://doi.org/10.1016/0026-2714(96)00022-4. [Online]. Available: https://www.sciencedirect.com/science/article/pii/0026271496000224.
- [174] H. Kufluoglu and M. Ashraful Alam, "A geometrical unification of the theories of NBTI and HCI time-exponents and its implications for ultra-scaled planar and surround-gate MOS-FETs," in *IEDM Technical Digest. IEEE International Electron Devices Meeting*, 2004., 2004, pp. 113–116. DOI: 10.1109/IEDM.2004.1419081.
- [175] D. Ang and C. Ling, "On the time-dependent degradation of LDD n-MOSFETs under hot-carrier stress," *Microelectronics Reliability*, vol. 39, no. 9, pp. 1311–1322, 1999, ISSN: 0026-2714. DOI: https://doi.org/10.1016/S0026-2714(99)00053-0. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0026271499000530.
- [176] K. Hess, A. Haggag, W. McMahon, et al., "Simulation of Si-SiO<sub>2</sub> defect generation in CMOS chips: from atomistic structure to chip failure rates," in *International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)*, 2000, pp. 93–96. DOI: 10.1109/IEDM.2000.904266.
- [177] P. Moens, D. Varghese, and M. Alam, "Towards a universal model for hot carrier degradation in DMOS transistors," in 2010 22nd International Symposium on Power Semiconductor Devices IC's (ISPSD), 2010, pp. 61–64.
- [178] D. Varghese, H. Kufluoglu, V. Reddy, et al., "Off-State Degradation in Drain-Extended NMOS Transistors: Interface Damage and Correlation to Dielectric Breakdown," *IEEE Trans*actions on Electron Devices, vol. 54, no. 10, pp. 2669–2678, 2007. DOI: 10.1109/TED.2007. 904587.
- [179] J.-S. Goo, Y.-G. Kim, H. L'Yee, H.-Y. Kwon, and H. Shin, "An analytical model for hot-carrier-induced degradation of deep-submicron n-channel LDD MOSFETs," *Solid-State Electronics*, vol. 38, no. 6, pp. 1191–1196, 1995, ISSN: 0038-1101. DOI: https://doi.org/10. 1016/0038-1101(94)00221-Z. [Online]. Available: https://www.sciencedirect.com/science/ article/pii/003811019400221Z.

- [180] R. Dreesen, K. Croes, J. Manca, et al., "Modelling hot-carrier degradation of LDD NMOSFETs by using a high-resolution measurement technique," *Microelectronics Reliability*, vol. 39, no. 6, pp. 785–790, 1999, European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, ISSN: 0026-2714. DOI: https://doi.org/10.1016/S0026-2714(99)00101-8. [Online]. Available: https://www.sciencedirect.com/science/article/pii/ S0026271499001018.
- [181] P. Moens, F. Bauwens, and M. Thomason, "Two-stage Hot Carrier Degradation of LDMOS Transistors.," in *Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005.*, 2005, pp. 323–326. DOI: 10.1109/ISPSD.2005. 1488016.
- [182] R. Van Overstraeten and H. De Man, "Measurement of the ionization rates in diffused silicon p-n junctions," *Solid-State Electronics*, vol. 13, no. 5, pp. 583–608, 1970, ISSN: 0038-1101. DOI: https://doi.org/10.1016/0038-1101(70)90139-5. [Online]. Available: https://www.sciencedirect.com/science/article/pii/0038110170901395.
- [183] S. Reggiani, S. Poli, M. Denison, et al., "Physics-Based Analytical Model for HCS Degradation in STI-LDMOS Transistors," *IEEE Transactions on Electron Devices*, vol. 58, no. 9, pp. 3072–3080, 2011. DOI: 10.1109/TED.2011.2160023.
- [184] J. R. Sahoo, H. Agarwal, C. Yadav, et al., "High voltage LDMOSFET modeling using BSIM6 as intrinsic-MOS model," in 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), 2013, pp. 56–61. DOI: 10.1109/ PrimeAsia.2013.6731178.
- [185] W. Yao, G. Gildenblat, C. C. McAndrew, and A. Cassagnes, "SP-HV: A Scalable Surface-Potential-Based Compact Model for LDMOS Transistors," *IEEE Transactions on Electron Devices*, vol. 59, no. 3, pp. 542–550, 2012. DOI: 10.1109/TED.2011.2177092.
- [186] S. Sun and J. Plummer, "Electron Mobility in Inversion and Accumulation Layers on Thermally Oxidized Silicon Surfaces," *IEEE Journal of Solid-State Circuits*, vol. 15, no. 4, pp. 562–573, 1980. DOI: 10.1109/JSSC.1980.1051439.
- [187] Y.-P. Chen, B. K. Mahajan, D. Varghese, S. Krishnan, V. Reddy, and M. A. Alam, "Super Single Pulse Charge Pumping Technique for Profiling Interfacial Defects," *IEEE Transactions on Electron Devices*, vol. 68, no. 2, pp. 726–732, 2021. DOI: 10.1109/TED.2020. 3046168.
- [188] C. Cheng, J. Lin, T. Wang, et al., "Physics and Characterization of Various Hot-Carrier Degradation Modes in LDMOS by Using a Three-Region Charge-Pumping Technique," *IEEE Transactions on Device and Materials Reliability*, vol. 6, no. 3, pp. 358–363, 2006. DOI: 10.1109/TDMR.2006.883834.

- [189] A. N. Tallarico, S. Reggiani, R. Depetro, et al., "Hot-Carrier Degradation in Power LDMOS: Selective LOCOS- Versus STI-Based Architecture," *IEEE Journal of the Electron Devices Society*, vol. 6, pp. 219–226, 2018. DOI: 10.1109/JEDS.2018.2792539.
- [190] P. Sharma, S. Tyaginov, M. Jech, *et al.*, "The role of cold carriers and the multiplecarrier process of Si–H bond dissociation for hot-carrier degradation in n- and p-channel LDMOS devices," *Solid-State Electronics*, vol. 115, pp. 185–191, 2016, Selected papers from the EUROSOI-ULIS conference, ISSN: 0038-1101. DOI: https://doi.org/10.1016/j.sse. 2015.08.014. [Online]. Available: https://www.sciencedirect.com/science/article/pii/ S0038110115002427.
- [191] S. Reggiani, G. Barone, S. Poli, et al., "TCAD Simulation of Hot-Carrier and Thermal Degradation in STI-LDMOS Transistors," *IEEE Transactions on Electron Devices*, vol. 60, no. 2, pp. 691–698, 2013. DOI: 10.1109/TED.2012.2227321.
- [192] A. Tallarico, S. Reggiani, P. Magnone, et al., "Investigation of the hot carrier degradation in power LDMOS transistors with customized thick oxide," *Microelectronics Reliability*, vol. 76-77, pp. 475–479, 2017, ISSN: 0026-2714. DOI: https://doi.org/10.1016/j.microrel. 2017.07.043. [Online]. Available: https://www.sciencedirect.com/science/article/pii/ S002627141730327X.
- [193] S. Tam, P.-K. Ko, and C. Hu, "Lucky-electron model of channel hot-electron injection in MOSFET's," *IEEE Transactions on Electron Devices*, vol. 31, no. 9, pp. 1116–1125, 1984. DOI: 10.1109/T-ED.1984.21674.
- [194] A. Bravaix, C. Guerin, V. Huard, D. Roy, J. Roux, and E. Vincent, "Hot-carrier acceleration factors for low power management in dc-ac stressed 40nm nmos node at high temperature," in 2009 IEEE International Reliability Physics Symposium, 2009, pp. 531– 548. DOI: 10.1109/IRPS.2009.5173308.
- [195] Mizuno, Toriumi, Iwase, et al., "Hot-carrier effects in 0.1 μm gate length CMOS devices," in 1992 International Technical Digest on Electron Devices Meeting, 1992, pp. 695–698. DOI: 10.1109/IEDM.1992.307454.
- [196] K. Hess, L. Register, W. McMahon, et al., "Theory of channel hot-carrier degradation in MOSFETs," *Physica B: Condensed Matter*, vol. 272, no. 1, pp. 527–531, 1999, ISSN: 0921-4526. DOI: https://doi.org/10.1016/S0921-4526(99)00363-4. [Online]. Available: https: //www.sciencedirect.com/science/article/pii/S0921452699003634.

- [197] A. Bravaix, V. Huard, F. Cacho, X. Federspiel, and D. Roy, "Hot-carrier degradation in decananometer cmos nodes: From an energy-driven to a unified current degradation modeling by a multiple-carrier degradation process," in *Hot Carrier Degradation in Semiconductor Devices*, T. Grasser, Ed. Cham: Springer International Publishing, 2015, pp. 57–103, ISBN: 978-3-319-08994-2. DOI: 10.1007/978-3-319-08994-2\_3. [Online]. Available: https://doi.org/ 10.1007/978-3-319-08994-2\_3.
- [198] C. Guerin, V. Huard, and A. Bravaix, "General framework about defect creation at the  $Si/SiO_2$  interface," Journal of Applied Physics, vol. 105, no. 11, p. 114513, 2009. DOI: 10.1063/1.3133096. eprint: https://doi.org/10.1063/1.3133096. [Online]. Available: https://doi.org/10.1063/1.3133096.
- [199] M. A. Alam and M. S. Lundstrom, "Scattering matrix formulation of electron transport in compound semiconductor devices," *Solid-State Electronics*, vol. 37, no. 8, pp. 1509–1520, 1994, ISSN: 0038-1101. DOI: https://doi.org/10.1016/0038-1101(94)90159-7. [Online]. Available: https://www.sciencedirect.com/science/article/pii/0038110194901597.
- [200] M. A. Alam and M. S. Lundstrom, "Simulation of compound semiconductor devices using a scattering matrix approach," vol. 9, no. 5S, pp. 862–864, May 1994. DOI: 10.1088/ 0268-1242/9/5s/125. [Online]. Available: https://doi.org/10.1088/0268-1242/9/5s/125.
- [201] K. Kometer, G. Zandler, and P. Vogl, "Lattice-gas cellular-automaton method for semiclassical transport in semiconductors," *Phys. Rev. B*, vol. 46, pp. 1382–1394, 3 Jul. 1992.
  DOI: 10.1103/PhysRevB.46.1382. [Online]. Available: https://link.aps.org/doi/10.1103/ PhysRevB.46.1382.
- [202] G. Zandler, A. Di Carlo, K. Kometer, P. Lugli, P. Vogl, and E. Gornik, "A comparison of Monte Carlo and cellular automata approaches for semiconductor device simulation," *IEEE Electron Device Letters*, vol. 14, no. 2, pp. 77–79, 1993. DOI: 10.1109/55.215114.
- [203] N. Goldsman, L. Henrickson, and J. Frey, "A physics-based analytical/numerical solution to the boltzmann transport equation for use in device simulation," *Solid-State Electronics*, vol. 34, no. 4, pp. 389–396, 1991, ISSN: 0038-1101. DOI: https://doi.org/10.1016/0038-1101(91)90169-Y. [Online]. Available: https://www.sciencedirect.com/science/article/pii/003811019190169Y.
- [204] D. Ventura, A. Gnudi, G. Baccarani, and F. Odeh, "Multidimensional spherical harmonics expansion of boltzmann equation for transport in semiconductors," *Applied Mathematics Letters*, vol. 5, no. 3, pp. 85–90, 1992, ISSN: 0893-9659. DOI: https://doi.org/10.1016/0893-9659(92)90046-C. [Online]. Available: https://www.sciencedirect.com/science/article/pii/ 089396599290046C.

- [205] K. Rupp, C. Jungemann, S.-M. Hong, M. Bina, T. Grasser, and A. Jüngel, "A review of recent advances in the spherical harmonics expansion method for semiconductor device simulation," *Journal of Computational Electronics*, vol. 15, no. 3, pp. 939–958, Sep. 2016, ISSN: 1572-8137. DOI: 10.1007/s10825-016-0828-z. [Online]. Available: https://doi.org/10. 1007/s10825-016-0828-z.
- [206] K. Rupp, A. Jüngel, and T. Grasser, "Matrix compression for spherical harmonics expansions of the Boltzmann transport equation for semiconductors," *Journal of Computational Physics*, vol. 229, no. 23, pp. 8750–8765, 2010, ISSN: 0021-9991. DOI: https://doi.org/10. 1016/j.jcp.2010.08.008. [Online]. Available: https://www.sciencedirect.com/science/article/ pii/S0021999110004456.
- [207] W. Van Roosbroeck, "Theory of the flow of electrons and holes in germanium and other semiconductors," *The Bell System Technical Journal*, vol. 29, no. 4, pp. 560–607, 1950. DOI: 10.1002/j.1538-7305.1950.tb03653.x.
- [208] H. Gummel, "A self-consistent iterative scheme for one-dimensional steady state transistor calculations," *IEEE Transactions on Electron Devices*, vol. 11, no. 10, pp. 455–465, 1964. DOI: 10.1109/T-ED.1964.15364.
- [209] P. A. Markowich, C. A. Ringhofer, and C. Schmeiser, *Semiconductor equations*. Springer Science & Business Media, 2012.
- [210] T. Grasser, T.-W. Tang, H. Kosina, and S. Selberherr, "A review of hydrodynamic and energy-transport models for semiconductor device simulation," *Proceedings of the IEEE*, vol. 91, no. 2, pp. 251–274, 2003. DOI: 10.1109/JPROC.2002.808150.
- [211] G. A. Baraff, "Maximum Anisotropy Approximation for Calculating Electron Distributions; Application to High Field Transport in Semiconductors," *Phys. Rev.*, vol. 133, A26– A33, 1A Jan. 1964. DOI: 10.1103/PhysRev.133.A26. [Online]. Available: https://link.aps. org/doi/10.1103/PhysRev.133.A26.
- [212] K. Hennacy, Y.-J. Wu, N. Goldsman, and I. Mayergoyz, "Deterministic MOSFET simulation using a generalized spherical harmonic expansion of the Boltzmann equation," *Solid-State Electronics*, vol. 38, no. 8, pp. 1485–1495, 1995, ISSN: 0038-1101. DOI: https://doi.org/ 10.1016/0038-1101(94)00280-S. [Online]. Available: https://www.sciencedirect.com/science/ article/pii/003811019400280S.
- [213] M. Vecchi and M. Rudan, "Modeling electron and hole transport with full-band structure effects by means of the Spherical-Harmonics Expansion of the BTE," *IEEE Transactions on Electron Devices*, vol. 45, no. 1, pp. 230–238, 1998. DOI: 10.1109/16.658836.

- [214] A. Gnudi, D. Ventura, and G. Baccarani, "Modeling impact ionization in a BJT by means of spherical harmonics expansion of the Boltzmann transport equation," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 12, no. 11, pp. 1706–1713, 1993. DOI: 10.1109/43.248081.
- [215] C. Ringhofer, "Numerical methods for the semiconductor boltzmann equation based on spherical harmonics expansions and entropy discretizations," *Transport Theory and Statistical Physics*, vol. 31, no. 4-6, pp. 431–452, 2002. DOI: 10.1081/TT-120015508. eprint: https://doi.org/10.1081/TT-120015508. [Online]. Available: https://doi.org/10.1081/TT-120015508.
- [216] P. Sharma, S. Tyaginov, Y. Wimmer, et al., "Comparison of analytic distribution function models for hot-carrier degradation modeling in nLDMOSFETs," *Microelectronics Reliability*, vol. 55, no. 9, pp. 1427–1432, 2015, Proceedings of the 26th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, ISSN: 0026-2714. DOI: https: //doi.org/10.1016/j.microrel.2015.06.021. [Online]. Available: https://www.sciencedirect. com/science/article/pii/S0026271415300081.
- [217] D. Cassi and B. Ricco, "An analytical model of the energy distribution of hot electrons," *IEEE Transactions on Electron Devices*, vol. 37, no. 6, pp. 1514–1521, 1990. DOI: 10.1109/16.106247.
- [218] K. Hasnat, C.-F. Yeap, S. Jallepalli, et al., "Thermionic emission model of electron gate current in submicron nmosfets," *IEEE Transactions on Electron Devices*, vol. 44, no. 1, pp. 129–138, 1997. DOI: 10.1109/16.554802.
- [219] S. Reggiani, G. Barone, E. Gnani, et al., "Characterization and Modeling of High-Voltage LDMOS Transistors," in Hot Carrier Degradation in Semiconductor Devices, T. Grasser, Ed. Cham: Springer International Publishing, 2015, pp. 309–339, ISBN: 978-3-319-08994-2. DOI: 10.1007/978-3-319-08994-2\_11. [Online]. Available: https://doi.org/10.1007/ 978-3-319-08994-2\_11.
- [220] T. Grasser, H. Kosina, C. Heitzinger, and S. Selberherr, "Accurate impact ionization model which accounts for hot and cold carrier populations," *Applied Physics Letters*, vol. 80, no. 4, pp. 613–615, 2002. DOI: 10.1063/1.1445273. eprint: https://doi.org/10.1063/1.1445273. [Online]. Available: https://doi.org/10.1063/1.1445273.
- [221] K.-i. Sonoda, S. T. Dunham, M. Yamaji, K. Taniguchi, and C. Hamaguchi, "Impact Ionization Model Using Average Energy and Average Square Energy of Distribution Function," vol. 35, no. Part 1, No. 2B, pp. 818–825, Feb. 1996. DOI: 10.1143/jjap.35.818. [Online]. Available: https://doi.org/10.1143/jjap.35.818.

- [222] P. Hower, "Safe operating area a new frontier in LDMOS design," in Proceedings of the 14th International Symposium on Power Semiconductor Devices and Ics, 2002, pp. 1–8. DOI: 10.1109/ISPSD.2002.1016159.
- [223] U. Sharma, M. Duan, H. Diwakar, et al., "TCAD Framework for HCD Kinetics in Low  $V_D$  Devices Spanning Full  $V_G/V_D$  Space," *IEEE Transactions on Electron Devices*, vol. 67, no. 11, pp. 4749–4756, 2020. DOI: 10.1109/TED.2020.3021360.
- [224] J. W. McPherson, R. B. Khamankar, and A. Shanware, "Complementary model for intrinsic time-dependent dielectric breakdown in SiO<sub>2</sub> dielectrics," Journal of Applied Physics, vol. 88, no. 9, pp. 5351–5359, 2000. DOI: 10.1063/1.1318369. eprint: https://doi.org/10. 1063/1.1318369. [Online]. Available: https://doi.org/10.1063/1.1318369.
- [225] I. Starkov, S. Tyaginov, H. Enichlmair, et al., "Hot-carrier degradation caused interface state profile—Simulation versus experiment," Journal of Vacuum Science & Technology B, vol. 29, no. 1, 01AB09, 2011. DOI: 10.1116/1.3534021. eprint: https://doi.org/10.1116/1.3534021.
  [Online]. Available: https://doi.org/10.1116/1.3534021.
- [226] O. Penzin, A. Haggag, W. McMahon, E. Lyumkis, and K. Hess, "MOSFET degradation kinetics and its simulation," *IEEE Transactions on Electron Devices*, vol. 50, no. 6, pp. 1445– 1450, 2003. DOI: 10.1109/TED.2003.813333.
- [227] A. Haggag, W. McMahon, K. Hess, B. Fischer, and L. F. Register, "Impact of Scaling on CMOS Chip Failure Rate, and Design Rules for Hot Carrier Reliability," *VLSI Design*, vol. 13, p. 090 787, Jan. 1900, ISSN: 1065-514X. DOI: 10.1155/2001/90787. [Online]. Available: https://doi.org/10.1155/2001/90787.
- [228] W. McMahon, A. Haggag, and K. Hess, "Reliability scaling issues for nanoscale devices," *IEEE Transactions on Nanotechnology*, vol. 2, no. 1, pp. 33–38, 2003. DOI: 10.1109/TNANO. 2003.808515.
- [229] S. Tyaginov, I. Starkov, O. Triebl, et al., "Interface traps density-of-states as a vital component for hot-carrier degradation modeling," *Microelectronics Reliability*, vol. 50, no. 9, pp. 1267–1272, 2010, 21st European Symposium on the Reliability of Electron Devices, Failure Physics and Analysis, ISSN: 0026-2714. DOI: https://doi.org/10.1016/j.microrel. 2010.07.030. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0026271410003033.
- [230] J. Bude and K. Hess, "Thresholds of impact ionization in semiconductors," Journal of Applied Physics, vol. 72, no. 8, pp. 3554–3561, 1992. DOI: 10.1063/1.351434. eprint: https://doi.org/10.1063/1.351434. [Online]. Available: https://doi.org/10.1063/1.351434.

- [231] A. Neugroschel, C.-T. Sah, K. Han, *et al.*, "Direct-current measurements of oxide and interface traps on oxidized silicon," *IEEE Transactions on Electron Devices*, vol. 42, no. 9, pp. 1657–1662, 1995. DOI: 10.1109/16.405281.
- [232] J. Brews and E. Nicollian, "Improved MOS capacitor measurements using the Q-C method," *Solid-State Electronics*, vol. 27, no. 11, pp. 963–975, 1984, ISSN: 0038-1101. DOI: https://doi.org/10.1016/0038-1101(84)90070-4. [Online]. Available: https://www.sciencedir ect.com/science/article/pii/0038110184900704.
- [233] J. Brugler and P. Jespers, "Charge pumping in MOS devices," *IEEE Transactions on Electron Devices*, vol. 16, no. 3, pp. 297–302, 1969. DOI: 10.1109/T-ED.1969.16744.
- [234] J. F. Zhang, S. Taylor, and W. Eccleston, "Electron trap generation in thermally grown SiO<sub>2</sub> under Fowler–Nordheim stress," *Journal of Applied Physics*, vol. 71, no. 2, pp. 725–734, 1992. DOI: 10.1063/1.351334. eprint: https://doi.org/10.1063/1.351334. [Online]. Available: https://doi.org/10.1063/1.351334.
- [235] D. J. DiMaria and J. H. Stathis, "Anode hole injection, defect generation, and breakdown in ultrathin silicon dioxide films," *Journal of Applied Physics*, vol. 89, no. 9, pp. 5015– 5024, 2001. DOI: 10.1063/1.1363680. eprint: https://doi.org/10.1063/1.1363680. [Online]. Available: https://doi.org/10.1063/1.1363680.
- [236] S. Mahapatra, D. Saha, D. Varghese, and P. Kumar, "On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stress," *IEEE Transactions* on Electron Devices, vol. 53, no. 7, pp. 1583–1592, 2006. DOI: 10.1109/TED.2006.876041.
- [237] S. Díez, M. Ullán, G. Pellegrini, M. Lozano, R. Sorge, and D. Knoll, "Radiation Studies of Power LDMOS Devices for High Energy Physics Applications," *IEEE Transactions on Nuclear Science*, vol. 57, no. 6, pp. 3322–3328, 2010. DOI: 10.1109/TNS.2010.2085051.
- [238] M. Wu, C. Zhang, W. Peng, et al., "A Radiation-Hardened Dual-Direction SCR Based on LDMOS for ESD Protection in the Extreme Radiation Environment," *IEEE Transactions* on Nuclear Science, vol. 67, no. 4, pp. 708–715, 2020. DOI: 10.1109/TNS.2020.2978766.
- [239] P. Moens, J. Mertens, F. Bauwens, P. Joris, W. De Ceuninck, and M. Tack, "A Comprehensive Model for Hot Carrier Degradation in LDMOS Transistors," in 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual, 2007, pp. 492–497. DOI: 10.1109/RELPHY.2007.369940.
- [240] A. Aarts and W. Kloosterman, "Compact modeling of high-voltage LDMOS devices including quasi-saturation," *IEEE Transactions on Electron Devices*, vol. 53, no. 4, pp. 897– 902, 2006. DOI: 10.1109/TED.2006.870423.

- [241] T. P. Ma, "Interface trap transformation in radiation or hot-electron damaged MOS structures," vol. 4, no. 12, pp. 1061–1079, Dec. 1989. DOI: 10.1088/0268-1242/4/12/009. [Online]. Available: https://doi.org/10.1088/0268-1242/4/12/009.
- [242] K. E. Kroell and G. K. Ackermann, "Threshold voltage of narrow channel field effect transistors," *Solid-State Electronics*, vol. 19, no. 1, pp. 77–81, 1976, ISSN: 0038-1101. DOI: https://doi.org/10.1016/0038-1101(76)90136-2. [Online]. Available: https://www.sciencedir ect.com/science/article/pii/0038110176901362.
- [243] F. Faccio and G. Cervelli, "Radiation-induced edge effects in deep submicron CMOS transistors," *IEEE Transactions on Nuclear Science*, 2005.
- [244] V. Goiffon, F. Corbière, S. Rolando, et al., "Multi-MGy Radiation Hard CMOS Image Sensor: Design, Characterization and X/Gamma Rays Total Ionizing Dose Tests," *IEEE Transactions on Nuclear Science*, vol. 62, no. 6, pp. 2956–2964, 2015. DOI: 10.1109/TNS. 2015.2490479.
- [245] B. Djezzar, S. Oussalah, and A. Smatri, "Oxide-trap based on charge pumping (OTCP) extraction method for irradiated MOSFET Devices:Part I (High frequencies)," in 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515), vol. 1, 2003, 424–428 Vol.1. DOI: 10.1109/NSSMIC.2003.1352076.
- [246] Y.-P. Chen, B. K. Mahajan, D. Varghese, S. Krishnan, V. Reddy, and M. A. Alam, "Three-point I–V spectroscopy deconvolves region-specific degradations in LDMOS transistors," *Applied Physics Letters*, vol. 119, no. 12, p. 122102, 2021. DOI: 10.1063/5.0058477. eprint: https://doi.org/10.1063/5.0058477. [Online]. Available: https://doi.org/10.1063/5. 0058477.
- [247] F. Masana, "A closed form solution of junction to substrate thermal resistance in semiconductor chips," *IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A*, vol. 19, no. 4, pp. 539–545, 1996. DOI: 10.1109/95.554935.

## A. PARAMETERS USED IN CALCULATIONS

Various material parameters and device dimensions, used in this chapter for the calculation of on-resistance  $(R_{on})$ , breakdown voltage  $(V_{bd})$ , maximum current  $(I_{max})$ , and maximum power  $(P_{max})$  and finally the *i*-SOA, and reliability aware-*i*-SOA is given in Table A.1 and A.2.

Material	Silicon	SiC	GaN	$\beta$ - $Ga_2O_3$	Diamond
Bandgap (eV)	1.1	3.25	3.4	4.85	5.47
Dielectric Constant	11.8	9.7	9	10	5.5
Thermal Conductivity (W/cmK)	1.5	4.9	2.3	0.2	20
Electron Mobility $(cm^2/Vs)$	1480	1000	1250	300	2000
Breakdown Field $(MV/cm)$	0.3	2.5	3.3	8	10
Specific Heat (J/K-g)	0.7	0.69	0.49	0.49	0.52
Density $(g/cm^3)$	2.33	3.1	6.15	5.95	3.52
$C_{th}/W(J/K-cm) ~(\times 10^{-5})$	4.89	642	904	875	549

Table A.1. Device Parameters used in calculations.

Table A.2. Device Dimensions used in calculations.

Layers	Length	Width	Thickness
Bulk Substrate	$4 \ \mu m$	$50~\mu{\rm m}$	$300 \ \mu \mathrm{m}$
Top Layer of Bilayer Substrate	$4~\mu{ m m}$	$50~\mu{ m m}$	$5 \ \mu { m m}$
Bottom Layer of Bilayer Substrate	$4 \ \mu m$	$50~\mu{\rm m}$	$300~\mu{ m m}$

# B. DETERMINING THERMAL RESISTANCE OF A BILAYER STRUCTURE

The self-heating at the device level (i.e.,  $\Delta T = P_D \theta_{th}$ ) is determined by calculating the  $\theta_{th}$  associated with the structure. While the formula and techniques of determining  $\theta_{th}$  of a bulk substrate is well established,  $\theta_{th}$  of a multi-layered device is more complicated due to the change in the heat spreading angle in different layers.

For a bulk substrate, the simplest approach of calculating  $\theta_{th}$  is to assume that heat spreads at a constant angle,  $\omega$  (consider  $\omega \sim 45^{\circ}$ , for simplicity). For a disk-shaped heat source of radius, a, thermal conductivity,  $\lambda$ , on a substrate of thickness,  $\ell$ , as shown in Fig. B.1(a),  $\theta_{th}$  can be obtained as [247]:

$$\theta_{th,singlelayer} = \frac{1}{\lambda \pi a} \frac{\ell}{(a + \ell \times \tan \omega)}$$
(B.1)

Now, let us consider a bilayer substrate with the thickness of the top layer,  $l_1$  and bottom layer,  $l_2$  respectively. The heat spreading angle and the thermal conductivity of the top layer is given as  $\omega_1$  and  $\lambda_1$  and correspondingly  $\omega_2$  and  $\lambda_2$  for the bottom layer, as shown in Fig. B.1 (b). Let us also assume that  $\lambda_1 < \lambda_2$ , because a low thermal conductivity channel is placed on top of a high thermal conductivity substrate for high-performance power electronics devices [16]. To extend Eq. B.1 to a bilayer substrate, we consider a constant spreading angle  $\alpha$  for both layers and rewrite Eq. B.1 as:

$$\theta_{th, \text{ bilayer}} = \frac{1}{\lambda_1 \pi a} \frac{\ell_1 + (\ell_2 \times \lambda_1 / \lambda_2)}{(a + (\ell_1 + \ell_2) \tan \omega)}$$
(B.2)

Eq.B.2 provides a reasonable approximation of  $\theta_{th}$  as confirmed by 3D COMSOL simulations, shown in Fig B.1 (d). Even though the range of  $\lambda_2$  is much larger than  $\lambda_1$ ,  $\theta_{th}$  is accurately reproduced using Eq. B.2. It is to be noted that Eq. B.2 should only be used for back-of-the-hand approximations of  $\theta_{th}$  and not as a replacement of bilayer  $\theta_{th}$  determining closed-form formulas, numerical expressions, or TCAD.




Figure B.1. (a) Schematic of a bulk substrate, with a spreading angle,  $\omega$  and thermal conductivity,  $\lambda$ . (b) Schematic of a bilayer substrate, with a spreading angle,  $\omega_1$  and  $\omega_2$ , thermal conductivity,  $\lambda_1$  and  $\lambda_2$ , and widths  $\ell_1$  and  $\ell_2$ , for the top and bottom layers, respectively. (c) COMSOL simulation to obtain  $\theta_{th}$ , of a bilayer structure. Here, Fourier Equation,  $q = -\lambda \nabla T$ , has been solved. Power of 1W has been applied of the structure and  $\theta_{th} = \Delta T/P$  (d) Comparison of Eq. B.2, with 3D COMSOL simulation.

## C. SENTAURUS TCAD CODE FOR A LDMOS

A sample TCAD code (sde, sdevice) for a generic LDMOS is given here. The 'sde' part generates the model, doping and meshing, whereas the 'sdevice' part includes the physics and solves for  $I_D$  -  $V_d$  of the LDMOS.

#### $\underline{sde}$

- ; Reinitializing SDE
- (sde:clear)
- (sde:set-process-up-direction "+z")
- (define Ltot 1.65);
- (define Ly 1.65);
- (define tox 0.010);
- (define tch 1);
- (define dl 0.25);
- (define drift 0.3);
- (define dftl 0.25);
- (define sl 0.45);
- (define sd 0.25);
- (define sll 0.25);
- $(define \ c \ 0.005);$
- (define cs 0.125);
- (define is 0.25);
- $(define \ i \ 0.235);$
- (define oxh 0.5);
- ; Overlap resolution: New replaces Old
- (sdegeo:set-default-boolean "ABA")
- ; Creating the structure

(sdegeo:create-rectangle (position 0 0 0) (position Ltot Ly 0) "Silicon" "R.Substrate" )

(sdegeo:create-rectangle (position 0 0 0) (position tch tch 0) "Silicon" "R.channel" )

(sde:define-parameter "fillet-radius-ch"  $0.5\ 0.0\ 0.0$  )

(sdegeo:fillet-2d (find-vertex-id (position tch tch 0.0)) fillet-radius-ch)

(sdegeo:create-rectangle (position sl 0 0) (position (+ sl sll) sd 0) "Silicon" "R.source" ) (sde:define-parameter "fillet-radius-s" 0.125 0.0 0.0 )

(sdegeo:fillet-2d (find-vertex-id (position (+ sl sll) sd 0.0)) fillet-radius-s)

(sdegeo:fillet-2d (find-vertex-id (position sl sd 0.0)) fillet-radius-s)

(sdegeo:create-rectangle (position 0 0 0) (position sl sd 0) "Silicon" "R.body")

(sde:define-parameter "fillet-radius-b" 0.125 0.0 0.0)

(sdegeo:fillet-2d (find-vertex-id (position sl sd 0.0)) fillet-radius-b)

(sdegeo:create-rectangle (position 0 0 0) (position Ltot (\* -1 oxh) 0) "SiO2" "R.Oxide")

(sdegeo:create-rectangle (position 0 0 0) (position (+ sl cs) (\* -1 c) 0) "Gold" "Gold")

(sdegeo:create-rectangle (position (+ tch drift cs) 0 0) (position Ltot (\* -1 c) 0) "Gold" "Gold" )

(sdegeo:create-rectangle (position (+ sl cs) (\* -1 is ) 0) (position (+ tch drift cs) (\* -1 (+ tox)) 0) "Nitride" "R.spacer" )

(sdegeo:create-rectangle (position (+ sl sll) (\* -1 is ) 0) (position (+ tch drift) (\* -1 (+

tox)) 0) "PolySilicon" "R.polygate" )

(sde:define-parameter "fillet-radius-ls" 0.125 0.0 0.0)

(sdegeo:fillet-2d (find-vertex-id (position (+ sl cs) (\* -1 is ) 0.0)) fillet-radius-ls)

(sde:define-parameter "fillet-radius-rs" 0.125 0.0 0.0)

(sdegeo:fillet-2d (find-vertex-id (position (+ tch drift cs) (\* -1 is ) 0.0)) fillet-radius-rs)

(sdegeo:create-rectangle (position (+ sl sll) (\* -1 (+ tox i c)) 0) (position (+ tch drift) (\* -1 (+ tox i)) 0) "Gold" "Gold" )

; Contact definitions

(sdegeo:set-contact (find-edge-id (position c (\* -1 c) 0.0)) "4")

(sdegeo:set-contact (find-edge-id (position (+ sl sll c) (\* -1 (+ tox i c)) 0.0)) "3")

(sdegeo:set-contact (find-edge-id (position (+ tch drift cs c) (\* -1 c) 0.0)) "2")

(sdegeo:set-contact (find-edge-id (position (+ c) Ly 0.0)) "body")

; Doping Profiles:

; - Substrate (sdedr:define-constant-profile "Const.Substrate" "ArsenicActiveConcentration" 1e16 )

(sdedr:define-constant-profile-region "PlaceCD.Substrate" "Const.Substrate" "R.Substrate"

)

(sdedr:define-constant-profile "Const.channel" "BoronActiveConcentration" 1e17 ) (sdedr:define-constant-profile-region "PlaceCD.channel" "Const.channel" "R.channel" ) (sdedr:define-refeval-window "BaseLine.drain" "Line" (position 1.5 0.05 0.0) (position 1.8 0.05 0.0))

(sdedr:define-gaussian-profile "Gauss.drain" "ArsenicActiveConcentration" "PeakPos" 0.0 "PeakVal" 2.7e20 "ValueAtDepth" 1e16 "Depth" 0.25 "Gauss" "Factor" 1.2)

(sdedr:define-analytical-profile-placement "PlaceAP.drain" "Gauss.drain" "BaseLine.drain" "Both" "NoReplace" "Eval")

(sdedr:define-refeval-window "BaseLine.body" "Line" (position -0.45 0.02 0.0) (position 0.2 0.02 0.0))

(sdedr:define-gaussian-profile "Gauss.body" "BoronActiveConcentration" "PeakPos" 0.0 "PeakVal"1.3e20 "ValueAtDepth" 1e16 "Depth" 0.6 "Gauss" "Factor" 0.9)

(sdedr:define-analytical-profile-placement "PlaceAP.body" "Gauss.body" "BaseLine.body" "Both" "NoReplace" "Eval")

(sdedr:define-refeval-window "BaseLine.source" "Line" (position 0.505 0.05 0.0) (position 0.58 0.05 0.0))

(sdedr:define-gaussian-profile "Gauss.source" "ArsenicActiveConcentration" "PeakPos" 0.0 "PeakVal" 2.7e20 "ValueAtDepth" 1e15 "Depth" 0.33 "Gauss" "Factor" 0.5)

(sdedr:define-analytical-profile-placement "PlaceAP.source" "Gauss.source" "BaseLine.source" "Both" "NoReplace" "Eval")

; - Poly (sdedr:define-constant-profile "Const.Gate" "ArsenicActiveConcentration" 1e20

(sdedr:define-constant-profile-region "PlaceCD.Gate" "Const.Gate" "R.polygate" )

; Creating meshing:

(sdedr:define-refeval-window "RefWin.all" "Rectangle" (position -0.2 -0.6 0) (position 2 6 0))

(sdedr:define-refinement-size "RefDef.all" 1 1 0.25 0.25)

(sdedr:define-refinement-placement "PlaceRF.all" "RefDef.all" "RefWin.all")

 $(sdedr:define-refinement-function\ "RefDef.all"\ "DopingConcentration"\ "MaxTransDiff"$ 

1)

(sdedr:define-refinement-function "RefDef.all" "MaxLenInt" "Silicon" "Oxide" 0.001 1.5 "DoubleSide")

(sdedr:define-refeval-window "RefWin.drain" "Rectangle" (position -0.01 -0.01 0) (position 1.7 1.3 0))

(sdedr:define-refinement-size "RefDef.drain" 1 1 0.005 0.005)

(sdedr:define-refinement-placement "PlaceRF.drain" "RefDef.drain" "RefWin.drain")

(sdedr:define-refinement-function "RefDef.drain" "DopingConcentration" "MaxTransDiff" 1)

(sdedr:define-refinement-function "RefDef.drain"" "MaxLenInt"" "Silicon"" "Oxide" 0.0005

1.5 "DoubleSide")

(sdedr:define-refinement-size "Ref.sub" 1 1 0.05 0.05)

(sdedr:define-refinement-function "Ref.sub" "DopingConcentration" "MaxTransDiff" 1) (sdedr:define-refinement-region "Placeref.sub" "Ref.sub" "R.Substrate")

- (sdedr:define-refinement-function "Ref.sub" "MaxLenInt" "R.Substrate" "R.channel" 0.02
- 5 "DoubleSide" "UseRegionNames")

(sde:build-mesh "snmesh" "-a -c boxmethod" "n@node@msh")

; Meshing the device structure ;(sde:build-mesh "n@node@\_LDMOS\_msh")

;(sde:save-model "n@node@\_LDMOS\_sde")

#### sdevice:

```
Input and Output Files
File { grid = "@tdr@"
current = "@plot@"
output = "@log@"
plot = "@tdrdat@"
parameter = "@parameter@"
}
Electrical contacts
Electrode {
\{ \text{Name}="2" \text{Voltage}= 0.0 \}
\{ \text{Name}="4" \text{ Voltage}= 0.0 \}
\{ \text{Name}="3" \text{ Voltage}= 0.0 \}
\#{ Name="body" Voltage= 0.0 }
}
For Thermal simulations
Thermode{
{ Name="2" Temperature= @Tamb@ SurfaceResistance= 5e-4 }
{ Name="4" Temperature= @Tamb@ SurfaceResistance= 5e-4 }
{ Name="3" Temperature= @Tamb@ SurfaceResistance= 5e-4 }
}
Physics models
Physics {
AreaFactor= @AreaFactor@
Fermi
eSHEDistribution (-AdjustImpurityScattering FullBand)
}
Physics (Material= "Silicon") {
Mobility (
Enormal (IALMob(AutoOrientation))
```

HighFieldSaturation(EparallelToInterface) ) Recombination( SRH( DopingDependence TempDependence) Avalanche ) EffectiveIntrinsicDensity(OldSlotboom) } Plot{ eDensity hDensity TotalCurrent/Vector eCurrent/Vector hCurrent/Vector eMobility hMobility eVelocity hVelocity eQuasiFermi hQuasiFermi Temperature eTemperature hTemperature ElectricField/Vector Potential SpaceCharge Doping DonorConcentration AcceptorConcentration SRH Auger Band2Band AvalancheGeneration eAvalancheGeneration hAvalancheGeneration eGradQuasiFermi/Vector hGradQuasiFermi/Vector eEparallel hEparallel eENormal hENormal BandGapNarrowing ConductionBandEnergy ValanceBandEnergy \*-SHE Distribution eBarrierTunneling hBarrierTunneling BarrierTunneling eDirectTunnel hDirectTunnel eSHEDensity eSHEEnergy eSHEAvalancheGeneration eSchenkTunnel hSchenkTunnel eSHECurrentDensity/Vector eSHEVelocity/Vector eSHEDistribution/SpecialVector hSHEDensity hSHEEnergy SHEAvalancheGeneration eSHEDistribution/SpecialVector hSHECurrentDensity/Vector hSHEVelocity/Vector hSHEDistribution/SpecialVector eTrappedCharge hTrappedCharge

```
eInterfaceTrappedCharge hInterfaceTrappedCharge
HotElectronInj
Total Interface Trap Concentration \\
}
Math {
AvalDerivatives
Extrapolate
Notdamped = 50
Iterations = 120
Digits = 6
ErrRef(electron) = 1.0e10
ErrRef(hole) = 1.0e10
RHSmin=1e-20
SHECutoff=10
For Multi-threading
Number_of_threads= 4
ExitOnFailure
}
Solve {
coupled (iterations=100) { poisson }
coupled { poisson electron hole }
coupled { poisson electron hole temperature }
*- Vd sweep
Quasistationary(
InitialStep = 1e-4 MinStep = 1e-10 MaxStep = 1.0
Increment = 1.5 Decrement = 2.0
Goal { Name="3" Voltage= @Vg@ }
){ Coupled { Poisson Electron Hole Temperature } }
NewCurrentFile="IdVd"
*- Vg sweep
```

```
Quasistationary(
InitialStep= 1e-4 MinStep= 1e-10 MaxStep= 0.1
Increment= 1.5 Decrement= 2.0
Goal { Name="2" Voltage= @Vd@ }
)
{ Coupled { Poisson Electron Hole Temperature }
CurrentPlot( Time=(Range=(0 1) Intervals= 20 ) ) }
}
```

### VITA

Bikram Kishore Mahajan was born in Agartala, Tripura, India in 1990. He received the B.Tech. and M.Tech. degrees in Electronics and Communication Engineering from National Institute of Technology, Agartala. In July 2016, he received M.S. degree in Mechanical Engineering from Missouri University of Science and Technology, Rolla at Missouri, USA. He has been with ALAM CEED Group since October 2017. He received Ph.D. degree in Electrical Engineering at Purdue University, West Lafayette, Indiana, USA in December 2021. His research focuses on electro- thermal and reliability modeling, and characterizations of advanced transistors (from thinfilm to power transistors). He is a recipient of Bilsland Dissertation Fellowship from Purdue University, and has authored and co-authored more than 25 journals and conference papers.